```
; 4/11/95
 ; with stop
 ;!!!!!!!! note:for z8604 with external EEPROM & RS232 !!!!!!!!!!
        EQUATE STATEMENTS
                        .equ
XRGRPF
XRGRP0
S1B39
                .equ
S2B39 1
                .equ 00000001b
S3B39
                .equ
S1
                 . equ
S2
S3
                 .equ
smr
                 .equ
                .equ
csh
csl
                 .equ
                 .equ
clockh
                .equ
clockl
                .equ 00000001b
.equ 11111110b
.equ 11111110b
.equ P2
.equ P2
.equ P2
doh
dol
csport
dioport
clkport
; CONTROL REG AND INITIAL VALUES
  *****************
STACKTOP
                                          ; start of the stack
                 .equ
                         070H
00H
                         07FH
                         070H ; start of the stack
070H ; end of the stack
00H ; init general purpose reg to 00H
00H ; init register pointer to 00
0000000B ; init intr mask reg (di)
00001111B ; init intr priority reg
STACKEND
                 .equ
GPR_INIT
                 . EQU
               EQU
EQU
RP INIT
IMR_INIT
              . EQU
. EQU
                         00001111B
00000100B
P01M INIT
              . EQU
. EQU
                                         ; init port 0&1 mode reg
; init port2 mode
; init port3 mode
                       10010000B
P2M_INIT
P3M_INIT
PRET_INIT
T1_INIT
                       00000001B
                      0000101B
250D
00000000B
00001100B
                                        ; init prescalar 1 reg
              . EQU
. EQU
                                         ; init counter/timer 1 reg /200
TMR_INIT
                 . EQU
                                         ; init timer mode reg
; start timer
               . EQU
TMR START
                        00001100B
                       00001100B
00000000B
PO_INIT
P2_INIT
P3_INIT
                                       ; init port0
                .EQU
                 .EQU
                                         ; init port2
                 .EQU
                         0000000B
                                          ; init port3
SMR INIT
                 .EQU
                         11111010B
                                          ; init SMR reg bit1 hi OTP Lo Emulato
PCON INIT
                 .EQU
                         11111110B
                                         ; init Port control reg
 ********
   PREDEFINED CONTROL REG
  *****************
                                        ; stack pointer
; general purpose
; register pointer
                 .equ
                         255
                .equ 254
.equ 253
GPR
;RP
;FLAGS
                 .equ
                         252
                                         ; cpu flags
```

```
. EQU
                         REGGRP10+10
RS2320DELAY
                . EQU
                         REGGRP10+11
RS232IDELAY
RS232CCOUNT
                 .EQU
                         REGGRP10+12
                         REGGRP10+13
                 .EQU
RS232PAGE
                         REGGRP10+14
RSCCOUNT
                 .EQU
                         REGGRP10+15
                 .EQU
RSSTART
                         00000100B
                                          ;RS232 output bit set:
                 .EQU
RS2320S
                                        ;RS232 output bit clear
                 .EQU
                         11111011B
RS2320C
RS2320P - -
                 .EQU
                         P0
                                          ;RS232 output port
                 .EQU
                         P2
                                          ;RS232 input port
RS232IP
                         00010000B
                                          ;RS232 input mask
RS232IM
 ; GENERAL PURPOSE REGISTER GROUP 20H-2FH
 ************
                         20H
REGGRP20
                 .equ
                                          ;Trinary Roll Code REG's LSB
                         REGGRP20
TRC0
                 .equ
                                          ;Trinary Roll Code REG's
                         REGGRP20+1
TRC1
               .equ
                                          :Trinary Roll Code REG's
                ·.equ
                         REGGRP20+2
TRC2
                                        ;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
                         REGGRP20+3
TRC3
                 .equ
TRC4
                 .equ
                         REGGRP20+4
TRC5
                 .equ
                         REGGRP20+5
                         REGGRP20+6
TRC6
                 .equ
                                          ;Trinary Roll Code REG's
                         REGGRP20+7
                 .equ
                                          Trinary Roll Code REG's; Trinary Roll Code REG's
                         REGGRP20+8
                 .equ
TRC8
 TRC9
                 .equ
                         REGGRP20+9
                                          ;sync pulse framel
                         REGGRP20+10
SYNC1
                 .equ
                                          ;Trinary Roll Code REG's
TRC10
                 .equ
                         REGGRP20+11
                         REGGRP20+12
                                          ;Trinary Roll Code REG's
TRC11
                 .equ
                                          Trinary Roll Code REG's Trinary Roll Code REG's
                 .equ
TRC12
                         REGGRP20+13
                         REGGRP20+14
TRC13
                 .equ
                                          ;Trinary Roll Code REG's
                         REGGRP20+15
TRC14
                 .eau
                                          :Trinary Roll Code REG's LSB
:Trinary Roll Code REG's
                         r0
trc0
                 .equ
trcl
                 .equ
                         r1
                                          ;Trinary Roll Code REG's
                         r2
trc2
                 .equ
                                          ;Trinary Roll Code REG's
                         r3
trc3
                 .equ
                                          Trinary Roll Code REG's; Trinary Roll Code REG's
                         r4
trc4
                 .equ
                 .equ
                         r5
trc5
                                          ;Trinary Roll Code REG's
trc6
                 .equ
                         r6
                         r7
                                         ;Trinary Roll Code REG's
trc7
                 .equ
                                          ;Trinary Roll Code REG's
                         r8 '
trc8
                                          :Trinary Roll Code REG's
                 .equ
                         r9
trc9
                                          ;sync pulse frame1
 syncl
                 .equ
                         r10
                                          ;Trinary Roll Code REG's
                         r11
 trc10
                 .equ
                                          ;Trinary Roll Code REG's
                 .equ
                         r12
 trc11
                                          ;Trinary Roll Code REG's
                         r13
 trc12
                 .equ
                                          ;Trinary Roll Code REG's
;Trinary Roll Code REG's
 trc13
                 .equ .
                          r14
 trc14
                 .equ
                          r15
 ***************
 ; GENERAL PURPOSE REGISTER GROUP 30H-39H (3Ah-3FH reserved for stack)
 ***********************
                          30H
 REGGRP30
                 .equ
 TRC15
                 .equ
                          REGGRP30
                                          ; Trinary Roll Code REG's
                                          ; Trinary Roll Code REG's
                          REGGRP30+1
 TRC16
                 .equ
                                          ; Trinary Roll Code REG's
; Trinary Roll Code REG's MSB
                          REGGRP30+2
                 .equ
 TRC17
                          REGGRP30+3
 TRC18
                 .equ
                                          ; sync pulse frame0
                          REGGRP30+4
 TRC19
                 .equ
                          REGGRP30+5
                                          ; sync pulse frame0
                 .equ
 SYNC0
```

```
REGGRP30+6
              · .equ
RCMIR0
                                        ; RC mirrored less LSB
                                        ; RC mirrored less
RCMIR1
                .equ
                        REGGRP30+7
                                        ; RC mirrored less
RCMIR2
                        REGGRP30+8
                .eau
                .equ
RCMIR3
                        REGGRP30+9
                                        ; RC mirrored less MSB
                                        ; Trinary Roll Code REG's
trc15
                .equ
                        r0
                                        ; Trinary Roll Code REG's
trc16
                .equ
                        r1
                        r2
                                        ; Trinary Roll Code REG's
trc17
                .equ
trc18
                        r3
                                        ; Trinary Roll Code REG's MSB
                , equ
                                        ; sync pulse frame0
; spare
trc19
                .equ
                       . r4
sync0
               ·.equ
                        r5
                                       ; RC mirrored less LSB
rcmir0
               .equ
                        r6
                        r7
                                       ; RC mirrored less
rcmirl
               .equ
rcmir2
               .equ
                        r8
                                      ; RC mirrored less
                                        ; RC mirrored less MSB
rcmir3
                        r9
                .equ
******************
; GENERAL PURPOSE REGISTER GROUP 40H-4FH
; ***************************
               .equ 40H
.equ REGGRP40
.equ REGGRP40+1
REGGRP40
XMTREG
              REGGRP40+1
equ REGGRP40+2
equ REGGRP40+2
LPCTR
XR00
XMTREG1
              .equ
ACODEPTR
                        REGGRP40+4
               .equ
MTFLAG
                        REGGRP40+5
DIVBY10
                        REGGRP40+6
TRCPTR.
                        REGGRP40+7
               .equ
TEMPH
                .equ
                        REGGRP40+8
                                        ;ee
TEMPL
                .equ
                        REGGRP40+9
                                        ;ee
               .equ
                        REGGRP40+10
                                        :ee
MTEMPH
                        REGGRP40+11
                .equ
                                        ;memory tem eeprom
                        REGGRP40+12 ;memory tem eeprom
REGGRP40+13 ;memory tem eerom
REGGRP40+14 ;serial data to/from eeprom
               .equ
MTEMPL
MTEMP
                .equ
SERIAL
                .equ
ADDRESS
                .equ
                       REGGRP40+15
                                        ;eeprom address
                       'r0
xmtreg
                .equ
lpctr
                .equ
                        r1
                        r2
xr00
                .equ
xmtregl
                       ·r3
                .equ
acodeptr
                .equ
                        r4
mtflag
                .equ
                        r5
                        r6
divby10
                .equ
troptr
                        r7
                .equ
temph
                        r8
                .equ
templ
                .equ
                        r9
temp
                .equ
                        r10
mtemph
                        r11
                .equ
mtempl
                        r12
                .equ
mtemp
                        r13
                .equ
serial
                .equ
                        r14
address
                .equ
                       . r15
, *****************************
; GENERAL PURPOSE REGISTER GROUP 50H-5FH
· *************
REGGRP50 .equ 50H
              .equ
ACODE 0BM -
                        REGGRP50
ACODE1BM
                       REGGRP50+1
               .equ
```

```
REGGRP50+2
ACODE2BM
                  .equ
                          REGGRP50+3
ACODE3BM
                  .equ
                  .equ
                           REGGRP50+4
ACODE 4BM
                           REGGRP50+5
ACODE 5BM
                  .equ
                           REGGRP50+6
ACODE 6BM
                  .equ
                           REGGRP50+7
ACODE 7BM
                  .equ
                           REGGRP50+8
                  .equ
ACODE 8BM
ACODE 9BM
                  .equ
                           REGGRP50+9
                           REGGRP50+10
ACODE 10BM
                  .equ
ACODE11BM
                           REGGRP50+11
                  .equ
                           REGGRP50+12
ACODE12BM
                  .equ
                           REGGRP50+13
ACODE13BM
                  .equ.
                           REGGRP50+14
ACODE 14BM
                  .equ
ACODE 15BM
                  .equ
                           REGGRP50+15
acode0bm
                  .equ
                           r0
acode1bm
                  .equ
                           rl
                           r2
acode2bm
                  .equ
acode3bm
                  .equ
                           r3
                           r4
acode4bm
                  .equ
acode5bm
                  .equ
                           r5
                           r6
acode6bm
                  .equ
                           r7
acode7bm
                  .equ
                           r8
acode8bm
                  .equ
                  .equ
                           r9
acode9bm
                           r10
acode10bm
                  .equ
                  .equ
                           r11
acode11bm
acode12bm
                  .equ
                           r12
                  .equ
                           r13
acode13bm
acode14bm
                  ..equ
                           r14
acode15bm
                           r15
                  .equ
  GENERAL PURPOSE REGISTER GROUP 60H-6FH
REGGRP 60
                           60H
                  .equ
                           REGGRP60
ACODE 16BM
                  .equ
                           REGGRP 60+1
ACODE 17BM
                  .equ
                           REGGRP60+2
ACODE 18BM
                  .equ
                           REGGRP 60+3
ACODE 19BM
                  .equ.
                           REGGRP 60+4
RSFLAG
                  .equ
                           REGGRP 60+5
                  .equ
XMTFLAG
AC19
                  .equ
                           REGGRP 60+6
RCP
                           REGGRP 60+7
                  .equ
LPCNTRA .
                           REGGRP 60+8
                  .equ
                           REGGRP 60+9
FRMCTRH
                  .equ
FRMCTRL
                  .equ
                           REGGRP60+10
                                             ;acode tmp storage
                           REGGRP60+11
ATMP
                  .equ
                                              ;acode rom.pointerh
                  .equ
                           REGGRP 60+12
;acode h
                           REGGRP60+13
                                              ;acode rom pointerl
;acode l
                  .equ
                                              ; counter
LPCTR1
                  .equ
                           REGGRP.60+14
                                              ;acode ram pointer
                           REGGRP 60+15
APTR
                  .equ
                           r0
acode16bm
                  .equ
                           r1
acode17bm
                  .equ
acode18bm
                           r2
                  .equ
                           r3
acode19bm
                  .equ
                           r4
rsflag
                  .equ
xmtflag
                           r5
                  .equ
                           r6
                  .equ
ac19
```

```
rcp
                    .equ
                             r7
                             r8
  lpcntra
                    .equ
  frmctrh
                    .equ
                             r9
  frmctrl
                    .equ
                             r10
                                               ;acode tmp storage
;acode register pair
;acode rom pointer h
;acode rom pointer l
                             r11
 atmp
                    .equ
 acode
                    .equ
                            . rr12
 acode h
                             r12
                    .equ
 acode 1
                    .equ
                             r13
 lpctr1
                                                ;counter
                    .equ
                             r14
 aptr
                             r15
                    .equ
                                                ;acode ram pointer
  ; MACROS
                    .macro
                    .byte 5fh
                    .endm
 WDH
                    .macro
                    .byte
                             4fh
                    .endm
FILL
                    .macro
                    .byte
                             0FFh
                    .endm
                             Interrupt Vector Table
                             .0000Н
                    .org
                                              ;IRQ0 P3.2
;IRQ1, P3.3
;IRQ2, P3.1
;IRQ3, S/W generated
;IRQ4, S/W generated
;IRQ5,Timer T1
                    .word
                             000CH
                    .word 000CH .word 000CH
                            000СН
                    .word
                    .word
                             000CH
                             T1 INT
                    START (poweron reset or stop mode)
                   **********
                    .page
                               000CH
                    .org
 start:
                                                ; disable interrupts for init
 START: -
                    WDT
                                                ; hit WDT
                    Internal RAM Test and Reset All RAM = ?? mS
 INIT:
                  srp
                             #XRGRPF
                                               ;no,point to control group use stack
```

```
ld
                    r15,#4
                                   ;r15= pointer (bottom of RAM)
write_again:
              clr
                     @r15
                                    ;write RAM(r5)=0 to memory
              inc
                     r15
              cp .
                     r15,#7FH
                                    ;top of ram 7F
                     ult,write_again
       initialize registers
                     ld
; STACK INITIALIZATION
SETSTACK:
              1.d
                    spl, #STACKTOP
                                    ; set the start of the stack
******************************
                     prel, #PRE1_INIT
t1, #T1_INIT
                                    ; set the prescaler
; set the counter
             `ld
                                           ; turn on the timer
                     tmr, #TMR_START
; PORT INITIALIZATION
             clr PO ; set portO lo
                                 ; set port2 lo
; set port3 lo
              clr
                     P2
                     P3
              clr
                     p3m, #P3M_INIT
p2m, #P2M_INIT
                                      ; set port 3 mode
; set port 2 mode
; set port 1 mode
              ld
              ld
                    p01m, #P0\overline{1}M_INIT
SETINTERRUPTS:
                     ipr, #IPR INIT  ; set the priority for timer
              ld
       ******************
   initialize EEPROM by reading it
*****************************
              CALL READMEMORY
                                   settle EE lines
CKBUTTON1:
              CALL
                     CKB1
                     ACODE19BM, AC19
              LD
              LD
                     RCPTR, RCP
```

A-8

```
Get Rolling Code From EEPROM
         EE_ADDRESS 11->RC10B, RC11B, RC12B, RC13B
EE_ADDRESS 13->RC20B, RC21B, RC22B, RC23B
EE_ADDRESS 15->RC30B, RC31B, RC32B, RC33B
INITPTRS:
                            #REGGRP00
                  srp
                            RCPTR, #3
                  add
                                              ; TOP OF RC RAM
                  CP
                            RCPTR, #RC13B
                  JR
                           nz, CKRC23
                  LD
                            ADDRESS, #11
                                              ; EE PTR
                            GETRCODE
                  JR
CKRC23:
                  CP
                            RCPTR, #RC23B
                  JR
                           nz, APTR15
                  LD
                           ADDRESS, #13
                  JR
                           GETRCODE
APTR15:
                  LD
                            ADDRESS, #15
GETRCODE:
                  ĹD
                           lpcntr,#2
GETRCODE1:
                  CALL
                           READMEMORY
                  LD
                            @RCPTR, MTEMPH
                                              ;HI BYTE
                  DEC
                            RCPTR
                  LD
                            @RCPTR, MTEMPL
                                              ; LO BYTE
                  DEC
                           RCPTR
                  DEC
                           ADDRESS
                  DJNZ
                           lpcntr,GETRCODE1
                  INC
         Increment Rolling Code by 3
                  srp
                           #REGGRP10
                  ADD
                           @rcptr,#3d
                                                     ; Add 3 to Rolling Code
                  LD
                           bitptr,#3d
INCRNEXT:
                  INC
                           rcptr
                  ADC
                           @rcptr,#0
                           bitptr, INCRNEXT
        Store updated Rolling Code in EEPROM
                  CALL
                           CKB1
                                              ; SAME BUTTON STILL
                  CP
                           ACODE19BM, AC19 ; PRESSED?
                  jр
                           nz, SCHTOPP
                           #REGGRP60
                  srp
                           ÄDDRESS,#2
                  ADD
                                              ;START EEPROM ADDRESS
SAVRCODE:
                  LD
                           lpcntra, #2
SAVRCODE1:
                  LD
                           MTEMPH, @RCPTR
                                              ;hi byte
                  DEC
                           MTEMPL, @RCPTR
                  LD
                                              ;lo byte
                  CALL
                           WRITEMEMORY
                  DEC
                           RCPTR
                  DEC
                           ADDRESS
                  DJNZ
                           lpcntra, SAVRCODE1
                  INC
                           RCPTR
```

```
get ACODEOBM-ACODE18BM from eeprom
                        #REGGRP40
                srp
                                                ;highest eeprom addr
;highest acode ram addr
                ld
                         address,#9
                ld
                         acodeptr, #ACODE18BM
GETACODE:
                CALL
                         READMEMORY
                ld
                      @acodeptr,mtemph
                                                 ;hi byte
                DEC
                        acodeptr
                         acodeptr, #4Fh
                                                 ;4fh? done?
                CP.
                JR
                         z, ACODONE
                ld
                        @acodeptr,mtempl
                DEC
                         address
                djnz
                         acodeptr, GETACODE
ACODONE:
    *********
        Mirror RCX0,1,2,3 into RCMIR0,1,2,3 and zero MSB
                srp
                        #REGGRP10
                ld .
                         codeptr, #RCMIR3
                                                 ;RCMIR3 FIRST
                                                 ; set bit counter to 7
; shift RC into carry
; shift carry into mirror
NBYTE:
                ld
                         bitptr,#08d
SHIFT:
                RL
                         @rcptr
                RRC
                         @codeptr -
                DJNZ.
                        bitptr,SHIFT
                CP
                                                 ; if RCMIR3 then
                         codeptr, #RCMIR3
                JR
                         nz, NOTRC3
                AND
                        RCMIR3, #011111111b
                                                ; set bit 7 RCMIR3 to 0
NOTRC3:
                DEC
                         codeptr
                                                  ;next rcmir
                INC
                         rcptr
                CP
                         codeptr, #35H
                JR
                         nz, NBYTE
                sub
                         rcptr, #4
        Trinary conversion & store in TRC0-TRC19
                         #REGGRP00
                srp
                                         ;set reg pntr
                                         ; ZERO OUT TRC PREVIOUS TRINARY #'s
                T.D
                         lpcntr, #36H
ZAGN:
                DEC
                         lpcntr
                CLR
                         @lpcntr
                         lpcntr, #20H
                CP
                JR
                         nz, ZAGN
                LD
                         TRCXX, #TRC19
                         RCPTR, #20
                LD
CALCTRNY:
                CP
                         RCPTR, #01
                                         ; calc trinary number
                JR
                         z,X3XX1
                CALL
                         ENTR3
                CP
                         RCPTR, #02
                                         ;=2?
                JR
                         z, TRICONVXX
                SUB
                         RCPTR, #2
                LD
                         tcntr, RCPTR
                ADD
                         RCPTR, #2
```

```
ENTR3A
                CALL
                                          ;add to itself
ADDAGN:
                 CALL
                         AD3XX
                 CALL
                         AD3XX
                CALL
                         XFER
                 DJNZ
                         tcntr, ADDAGN
                                          ; TCNTR=0?
                         TRICONVXX
                 JR
X3XX1:
                LD
                         x3xabcd, #01h
                         x3xabcd1
                 clr
                 clr
                         x3xabcd2
                         x3xabcd3
                 clr
TRICONVXX:
                 SBC
                         RCMIR0, x3xabcd
                 SBC
                         RCMIR1, x3xabcd1
                         RCMIR2, x3xabcd2
                 SBC
                 SBC
                         RCMIR3, x3xabcd3
                         C, ADDXXBK
                 JR
INCTRCXX:
                 INC
                         @TRCXX
                         TRICONVXX
                 JR
ADDXXBK:
                 CCF
                 LD
                         lpcntr,x3xabcd
                 ADC
                         RCMIRO, lpcntr
                 ĽD ·
                         lpcntr,x3xabcd1
                 ADC
                         RCMIR1, lpcntr
                         lpcntr, x3xabcd2
                 LD
                 ADC
                         RCMIR2, lpcntr
                         lpcntr,x3xabcd3
                 LD
                 ADC
                         RCMIR3, lpcntr
                                          ; next lower power of 3
                 DEC
                         RCPTR
                                          ; done with TRC00-TRC19 ?
                 DEC
                         TRCXX
                 CP
                         TRCXX, #SYNC1
                                          ; sync bit position?
                 JR
                         nz,NXCP
                         TRCXX
                 DEC
                                          ;yes
                                         ;no
NXCP:
                 CP
                         TRCXX, #1FH
                         nz, CALCTRNY
        Transmit initialization
        initialize RSFLAG
                                                ;DATA IN LO?
                         RS232IP, #RS232IM
                 tm
                 JR
                         z, disrscall
                                                   ;set rs232 call enable flag
                 ld
                         RSFLAG, #0FFh
disrscall:
                          #REGGRP40
                                                   ;set reg pntr
                 srp
                                                   ; INITIALIZE SYNC1
                         SYNC1, #02H
                 LD
                         acodeptr, #ACODE0BM-1
                                                   ;initialize
                 LD
                                                   ; for xmt
                 LD
                         trcptr, #SYNC0
                         BITPTR, #OffH
                 LD
                         CODEPTR, #SYNCO
                 LD
                 LD
                         xmtreg, SYNCO
                                                   ;04H INIT FRAME COUNTER H
                          FRMCTRH, #02H
                 LD
                         FRMCTRL, #0A0H
                                                   ; OBH INIT FRAME COUNTER L
                 LD
```

```
;address for RS232 xfer ;turn off RS232 output
                 clr
                         address
                 LD
                         RS232DOCOUNT, #11D
                                                   ;turn off RS232 input
                 LD
                         RS232DICOUNT, #0FFH
                                                  ;incoming data present ;turn off rs232 command
                         RSCOMMAND, #0FFH
                 LD
                 clr
                         mtflag
                                                   ;initialize mtflag
        Wait for transmit INT
                                                   ; INT Mask enable
                         IMR, #TIMER_ON_IMR
                 LD
LOOP:
                                                   ;enable INT
                *******RS-232 Routine***********
RSDATRDY:
                 CP
                         RSCOMMAND, #OFFH ; RS232 DATA IN ?
                 JR
                         Z, XMTMTL
                 CP
                         mtflag,#0
                         z, RCVMTH
                 jг
                       mtempl,RS232DI ;input mtempl
RSCOMMAND,#0FFH
RCVMTL:
                 LD
                 ld
                 clr
                         mtflag ·
                                          ;reset mtflag
                                          ;write mtempl to EEprom ;read mtempl from EEprom
                 call
                         WRITEMEMORY
                 call
                         READMEMORY
                         RS232DO, mtemph ;rs232 echo back
: HTMTMX
                 ld
                 ld
                         RSSTART, #OFFH
                                          ;mtemph
                         RS232DOCOUNT
                 clr
                 ld
                         XMTFLAG, #OFFh
                                         ;set flag
                 inc
                         address
                 ср
                         address, #16D
                         nz, XMTMTL
                 jr
                                         ; set address to 0
                          address
                 clr
                         XMTMTL
                 jr
                 ĺd
RCVMTH:
                         mtemph, RS232DI ; mtemph
                         RSCOMMAND, #OFFH.
                 ld
                 ld
                         mtflag, #OFFH
XMTMTL:
                         XMTFLAG, #0FFh
                                           ;ck for xmt first byte
                 ср
                          nz, CKSWS
                 jr
                         RS232DOCOUNT, #11D; test for output done
                 СР
                 jr
                         nz, CKSWS
                          RS232DO, mtempl ;echo back mtempl
                 ld
                 ld
                          RSSTART, #0FFH
                          XMTFLAG
                                           ;FRAME CTR = 0?
CKSWS:
                          FRMCTRH, #0
                 CP
                 JR
                          nz, LOOP
                          FRMCTRL, #0
                 ср
                 JR
                          nz, LOOP
SCHTOPP:
                 STOP
        ***********
        TIMER 1 INTERRUPT ROUTINE
     *******
T1 INT:
                 CALL
                          CKB1
                                           ;enable interrupt
                 ΕI
                                           ;RS232 CALL ENABLE FLAG
                 CP
                          RSFLAG, #OFFh
                 JR
                          nz, BEGINT
```

```
call
                           RS232
                                             ;RS232 I/O
                           RP
                  push
                                              ;?
                 INT pulse on P26*****
                           P2, #01000000B
                  OR
                                             ;set P26 hi
                  NOP
                  AND
                           P2, #10111111b
                                             ;set P26 lo
                  RAME 0 sync pulse on P26**
                                             ;testing frame sync pulse
;testing frame sync pulse
                  CP
                           LPCNTR, #00H
                  JR
                           nz, NOSYNC
                  OR
                           P2, #01000000B
                                              ; set frame sync pulse hi
                  JR
                           BEGINT
: NOSYNC:
                  AND
                           P2, #10111111b
                                              ; set frame sync pulse lo
BEGINT:
                  INC
                           BITPTR
                                              ;next bit
                  CP
                           LPCNTR, #00
                                              :LPCNTR 0 ?
                           nz, NEXT
                  JR
                           BITPTR, #00
                  CP
                                              ;BITPTR 0 ?
                  JR
                           nz, NEXT
                           FRMCTRL, #1
                                              ; DECREMENT FRAME COUNTER
                  SUB
                  SBC
                           FRMCTRH, #0
NEXT:
                  CALL
                           TMX
                                              ;XMT next bit
                  CP
                           LPCTR, #45
                                              ;nibble 45?
                  JR
                           nz, CKBP5
                           BITPTR, #1
CKBP3:
                  CP
                  JR
                           z,BP00
                  IRET
CKBP5:
                  CP
                           BITPTR, #03h
                           z,BP00
                  JR
                  IRET
BP00:
                           BITPTR, #OFFH
                  LD
                                              ;reset bit pointer
                  INC
                           LPCNTR
                                              ;increment nibble pointer
                                             ;lpcntr>20?
CK2145:
                  СP
                           LPCNTR, #21
                  JR
                           mi, CK6790
                                              ;no
LP46:
                                              ;yes,lpcntr<46
                  CP
                           LPCNTR, #46
                  JR
                           pl, CK6790
XMR00:
                  LD
                           xmtreg, #3
                                             ; yes
                  IRET
CK6790:
                  CP
                           LPCNTR, #67
                                              ;no
                  JR
                           mi,LP91
                  CP
                           LPCNTR, #91
                           mi, XMR00
                  JR
LP91:
                  CP
                           LPCNTR, #91.
                                             ; LPCNTR=91?
                  JR
                           z, LPCTR00
LPCTROORET:
                           LPCNTR, #00000001b
                                                       :LPCNTR bit0=0?
                  TM
                  JR
                           nz, INCACODE
                  DEC
                           trcptr
                                              ;no
                           CODEPTR, trcptr
                  LD
                  LD
                           xmtreg,@CODEPTR
                  IRET
INCACODE:
                  INC
                           acodeptr
                                              ;yes
                  LD
                           CODEPTR, acodeptr
                  LD
                           xmtreg, @CODEPTR
                  IRET
```

```
LPCTR00:
                        LPCNTR
                clr
                LD
                        TRCPTR, #SYNCO
                        acodeptr, #ACODE0BM-1
xmtreg, SYNC0
                LD
                LD
                        CODEPTR, #SYNCO
                LD
                IRET
        ADD TRINARY NUMBER TO ITSELF ROUTINE
                        x3xabcd,x3xtmp ;add to itself
                ADD
AD3XX:
                        x3xabcd1,x3xtmp1
                ADC
                        x3xabcd2,x3xtmp2
                ADC
                ADC
                        x3xabcd3,x3xtmp3
                ret
                        x3xtmp,x3xabcd
XFER:
                LD
                        x3xtmp1,x3xabcd1
                LD
                LD
                        x3xtmp2,x3xabcd2
                        x3xtmp3,x3xabcd3
                ĻD
                ret
ENTR3:
                        x3xabcd, #03h
                LD
                        x3xabcd1
                clr
                        x3xabcd2
                clr
                clr
                         x3xabcd3
                ret
                        x3xtmp, #03h
ENTR3A:
                LD
                        x3xtmp1
                clr
                        x3xtmp2
                clr
                clr
                         x3xtmp3
                ret
        TRANSMIT ROUTINE
                         XMTREG, #3
                                                 ; BLANK TIME?
                CP
XMT:
                                                ;yes
                JR
                         z,SBOLO
                                                 ;force trinary
                CP
                         XMTREG, #2
                . JR
                         ule,XMM
                                                 ; TWO
                         XMTREG, #2
                ld
                                                 ;no,get xmt code
                LD
                         XMTREG1, XMTREG
XMM:
                                                 ;compliment
                         XMTREG1
                COM
                         XMTREG1, #00000011b
                                                 ;mask 2 LSB
                AND
                                                 ; compare bitptr to xmtreg
                         XMTREG1, BITPTR
                 CP
                         le,SBOHÍ
                 JR
                                                 ;set P00 lo
                         P0, #11111110b
SBOLO:
                 AND
                RET
                                                  ;set P00 hi
                         P0,#0000001b
                 OR
SBOHI:
 ; WRITE WORD TO MEMORY
; ADDRESS IS SET IN REG ADDRESS
 ; DATA IS IN REG MTEMPH AND MTEMPL
 : RETURN ADDRESS IS UNCHANGED
 ******
WRITEMEMORY:
                                          ; SAVE THE RP
                 push RP
```

A-14

```
#REGGRP40
                                              ; set the register pointer
                 srp
                  call
                            STARTB
                                          ; output the start bit
                           serial, #00110000B ; set byte to enable write SERIALOUT ; output the byte
                  1d
                           SERIALOUT
CSport,#csl
                  call
                            and
                  call
                            serial,#01000000B ; set the byte for write serial,address ; or in the address
                  lä
                  or
                  call ..
                            SERIALOUT
                                                       ; output the byte
                  1d
                           serial, mtemph
                                                       ; set the first byte to write
                           SERIALOUT
                  call
                                                       ; output the byte
                            serial, mtempl
                                                       ; set the second byte to writ
                           SERIALOUT
ENDWRITE
STARTB
serial
serial
SERIALOUT
csport, #csl

; wait for the 1e20,
coutput the start bit
set byte to disable write
coutput the byte
; reset the chip select
; reset the RP
                                                       ; output the byte
; wait for the ready status
                  call ·
                  call
                  call
                  clr
                  call
                  and
                  pop
                  ret
; READ WORD FROM MEMORY
; ADDRESS IS SET IN REG ADDRESS
; DATA IS RETURNED IN REG MTEMPH AND MTEMPL
; ADDRESS IS UNCHANGED
READMEMORY:
                 CALL
                           CKB1
                  push
                          RP
                                            ; set the register pointer
                  srp #REGGRP40
                                               ; output the start bit
                  call STARTB ; output the start bit ld serial, #10000000B ; preamble for read
                           serial, address ; or in the address
SERIALOUT ; output the byte
SERIALIN ; read the first byte
mtemph, serial ; save the value in mtemph
SERIALIN ; read teh second byte
mtempl, serial ; save the value in mtempl
csport, #csl ; reset the chip select
                         SERIALOUT
SERIALIN
                  or
                  call
                  call
                  ld
                  call
                  ld
                  and
                            csport, #csl
                                                        ; reset the chip select
                  pop
                  ret
; START BIT FOR SERIAL NONVOL
; ALSO SETS DATA DIRECTION AND AND CS
 *************
STARTB:
                           P2M, #P2M INIT ; set port 2 mode forcing output mode
                  ld
                  and .
                            csport, #csl
                                                                ; start by clearing t
                            clkport, #clockl
                  and
he bits
                  and
                            dioport,#dol
                                                       ; set the chip select
                  or
                            csport, #csh
                                                    ; set the data out high
                  or
                            dioport,#doh
                            clkport, #clockh
                                                       ; set the clock
                  or
```

```
; reset the clock low
                and
                        clkport, #clockl
                                               ; set the data low
                and
                        dioport,#dol
                                                ; return
                ret
: END OF CODE WRITE
ENDWRITE:
                                              ; set port 2 mode forcing inp
                        P2M, # (P2M INIT+1)
ut mode data
                                                ; reset the chip select
                and
                        csport, #csl
                                                ; delay
                nop
                                                ; set the chip select
                        csport, #csh
                or
                                                ; kick the dog
                WDT
ENDWRITELOOP:
                        LPCNTRA, #1
                ср
                        nz, EWRLP
                jr
                call
                        CKB1
                                                ; read the port
                ld
                        temph, dioport
EWRLP:
                                                 ; mask
                and
                        temph, #doh
                        z, ENDWRITELOOP ; if the bit is low then loop till we
                jr
 are done
                                             ; reset the chip select
                and
                        csport, #csl
                        P2M, #P2M_INIT ; set port 2 mode forcing output mode
                ld
                ret
  SERIAL OUT
  OUTPUT THE BYTE IN SERIAL
                        P2M, #P2M_INIT ; set port 2 mode forcing output mode
SERIALOUT:
 data
                                                ; set the count for eight bit
                        templ, #8H
                ld
SERIALOUTLOOP:
                                                ; get the bit to output into
                rlc
                        serial
the carry
                                                 ; output a zero if no carry
                       nc, ZEROOUT
                jr
ONEOUT:
                                                 ; set the data out high
                        dioport, #doh
                or
                                                 ; set the clock high
                        clkport, #clockh
                or
                                                 ; reset the clock low
                        clkport, #clockl
                and
                                                 ; reset the data out low
                        dioport,#dol
                and
                         templ, SERIALOUTLOOP
                djnz
                                                 ; loop till done
                                                 ; return
                 ret
ZEROOUT:
                                                 ; reset the data out low
                 and
                         dioport, #dol
                         clkport, #clockh
                                                 ; set the clock high
                 or
                                                 ; reset the clock low
                         clkport, #clockl
                 and
                                                 ; reset the data out low
                         dioport, #dol
                 and
                      templ, SERIALOUTLOOP
                 djnz
                                                 ; loop till done
                                                 ; return
 ; SERIAL IN
  INPUTS A BYTÉ TO SERIAL
SERIALIN:
                                                ; set port 2 mode forcing inp
                         P2M; # (P2M INIT+1)
                 ld
```

```
ut mode data
                                                   ; set the count for eight bit
                        templ, #8H
                 ld
SERIALINLOOP:
                                                   ; set the clock high
                         clkport, #clockh.
                 or
                                                   ; reset the carry flag
                 rcf
                                                  ; read the port
; mask out the bits
                         temph, dioport
                 ld
                 and
                         temph, #doh
                          z, DONTSET
                 jr ·
                                                   ; set the carry flag
                 scf
DONTSET:
                                                  ; get the bit into the byte
                rlc
                         serial
                                                   ; reset the clock low
                          clkport, #clockl
                 and
                         templ, SERIALINLOOP
                 djnz
                                                   ; loop till done
                                                   ; return
                 ret
        RS232 DATA ROUTINES
         enter rs232 start with word to output in rs232do
                                                   ; one shot
                 clr
RS232OSTART:
                          rsstart
                                                   ; set the time delay to 3. mS
                 ld
                          rs232odelay, #6d
                                                   ; start with the counter at 0
                          rs232docount
                 clr
                          RS2320P, #RS2320C
                                                   ; clear the output
                 and
                          NORSOUT
                 jr
                                                   ; save the rp
                 push
RS232:
                          rp
                                                    ; set the group pointer
                          #REGGRP10
                 srp
                                                    ; test for the start flag
                          RSSTART, #OFFH
                 ср
                          z,RS232OSTART
                  jr
RS232OUTPUT:
                                                    ; test for last
                          rs232docount,#11d
                 СÞ
                          nz, RS232R
                 jr
                                                    ; set the output idle
                 or
                          RS2320P, #RS2320S
                 JR
                          NORSOUT
RS232R:
                                                            ; cycle count time de
                          rs232odelay, NORSOUT
                 djnz
lay
                                                             ; set the count for t
                          rs232docount
                  inc
he next cycle
                                                            ; set the carry flag
                 scf
for stop bits
                                                             ; get the data into t
                          rs232do
                  rrc
he carry
                                                             ; if the bit is high
                          c, RS232SET
                  jr
 then set
                                                             ; clear the output
                  and
                          RS2320P, #RS2320C
                          SETTIME
                                                    ; find the delay time
                  jr
 RS232SET:
                                                             ; set the output
                          RS2320P, #RS2320S
                  or
 SETTIME:
                                                    ; set the data output delay
                  ld
                          rs232odelay, #6d
                          rs232docount, #00000001b; test for odd words
                  t.m
                                                             ; if even done
                          z, NORSOUT
                  jr
```

```
ld
                         rs232odelay, #7d
                                                   ; set the delay to 7 for odd
                                                           ; this gives 6.5 *.51
2mS
NORSOUT:
RS232INPUT:
                         rs232dicount, #0FFH
                 ср
                                                           ; test mode
                 jr
                         nz, RECEIVING
                                                           ; if receiving then j
ump
                 tm
                         RS232IP, #RS232IM
                                                          ; test the incoming d
ata for lo start bit
                 jŗ
                         nz, NORSIN
                                                           ; if the line is stil
l idle then skip
                 clr
                         rs232dicount
                                                           ; start at 0
                         rs232idelay, #3
                 ld
                                                             set the delay to mi
RECEIVING:
                                                           ; skip till delay is
                 djnz
                         rs232idelay, NORSIN
up
                 inc
                         rs232dicount
                                                           ; bit counter
                         rs232dicount, #10d
                 ср
                                                           ; test for last timeo
ut
                         z, DIEVEN
                 jr
                         RS232IP, #RS232IM
                 tm
                                                           ; test the incoming d
ata
                 rcf
                                                           ; clear the carry .
                 jr
                         z, SKIPSETTING
                                                   ; if input bit not set skip s
etting carry
                 scf
                                                           ; set the carry
SKIPSETTING:
                         rs232di
                 rrc
                                                           ; save the data into
the memory
                         rs232idelay,#6d
                 ld
                                                            ; set the delay
                 tm
                         rs232dicount, #00000001b; test for odd
                         z, NORSIN
                 jr
                                                           ; if even skip
                         rs232idelay,#7
                 ld
                                                            ; set the delay
                         NORSIN
                 jr
DIEVEN:
                         rs232dicount, #0FFH
                                                          ; turn off the input
till next start
                 ld
                         rscommand, rs232di
                                                           ; save the value
                 clr
                         rsccount
                                                           ; clear the counter
NORSIN:
                 pop
                                                           ; return the rp
                 ret
                        CKB*******
CKB1:
                                                   ; HIT WDT
                 WDT
                 tcm
                         P3, #S1
                                                   ;switch 1 pressed?
                         nz, CKB2
                 jр
                 clr
                         AC19
                                          ; ,#S1B39 yes
                         RCP, #RC10B
                 ld
                                                   ;set rcptr sl
                 RET
CKB2:
                 tcm
                         P3, #S2
                                                   ;no, switch 2 pressed?
                         nz, CKB3
                 jр
                         AC19, #S2B39
                 ld
                                          ;yes
                 ld
                         RCP, #RC20B
                                                   ;set rcptr s2
                 RET .
                                                   ;no, switch 3 pressed?
CKB3:
                         P3, #S3
                 tcm
```

	jp ld ld RET	nz, HELL AC19, #S3B39 RCP, #RC30B	;yes	;set	rcptr	s3
HELL:	NOP jr	CKB1				•
•	STOP				•	
;						
•	FILĻ	·				
•	FILL					
	FILL	•			٠.	
•	FILL	,				
	FILL	•				
	FILL	•				
	FILL FILL				•	
•	FILL					
	FILL				. •	
	FILL					~
	FILL		•		•	
	FILL	•			•	
	FILL		•			
	FILL	· ·			٠	
	FILL		•			
.end						

A-19

; T0 SET TO 2uS clear each edge if timer extension times out then clear radio ; T1 set to 1uS for 256 uS roll to turn on the interrupts and to generate the 1 mS

Bit 35	Bit 37	Bit 39	ID_BIT	Туре
0	0	Add In	0	Normal CMD
0	1	Add In	1	Touch code
0	2	Add In	2	Security
1	0	Add In	3	IR Protector
1	1	Key ID	4	Wall control
1	2	Key ID	5	Up Down CMD
2	0	Key ID	6	Up Down Stop
2	1	Don't learn	7	Open Door Indicator
2 .	2	Don't learn	8	Aux Function

## NON-VOL MEMORY MAP

00 01 02	A1 A1 A2	RA1 RA1 RC1	RADIOP5 RADIO1P5 COUNTP5	
03	A2	RC1	COUNT1P5	
04	<b>A3</b>	RA2		
05	<b>A</b> 3	RA2		
06	<b>A4</b>	RC2	•	
07	<b>A4</b>	RC2		
08	<b>A</b> 5	RA3		
09	<b>A</b> 5	RA3		
OA	A6	RC3		
0B	<b>A6</b>	RC3		
OC.	<b>A</b> 7	RA4	•	
0D	A7	RA4		•
0E	<b>A8</b>	RC4		
0F	<b>A</b> 8	RC4		
10	<b>A9</b>	RA5	÷ .	
11	<b>A9</b>	RA5		
12	A10	RC5		
13	A10	RC5		
14	A11	RA6		
15	A11	RA6	•	
16	A12	RC6		
17	A12	RC6	•	
18	В	RA7		
19	В	RA7		
1A	C	RC7		
1B	C	RC7		
1C			TER 1ST 16 BITS	
1 <b>D</b>			TER 2ND-16 BITS	
1E		TION FL		
1F	A MEN	MORY A	DDRESS LAST WR	TTEN
	· 0XXXX		ABC CODES	
	1XXXX	(XXX	D CODES	

# 20-2F OPERATION BACK TRACK

# 30-3F FORCE BACK TRACE

; EQUATE ST	ratemei 	NTS	
,			<del></del>
check_sum_value	.equ	0A2H	
TIMER_0	.equ	10H	
TIMER_O_EN	.equ	03H	
TIMER_1_EN	.equ	OCH	
P01M_INIT	.equ	00000100B	; set mode p00-p03 out
P2M_INIT	.equ	00100100B	, cot mode poo poo dat
P3M_INIT	.equ	00000011B	; set port3 p30-p33 ANALOG inpu
P01S_INIT	.equ	0000000B	, est peste pee pee in the lead in pe
P2S_INIT	.equ	00100110B	
P3S_INIT	.equ	0000000B	
;			·
; PERIODS			
,			
MONOPER	.equ	38D	; MONOSTABLE PERIOD *4mS
RTOPERIOD	.equ	130D	; period *4mS => min 4* period
	•		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
;INTERRUPT	S		
;			
ALL_ON_IMR	ean	00111001b	. A
RETURN IMR	.equ	00111001b	; turn on int for radio
· · · · · · · · · · · · · · · · · · ·	.equ		; return on the IMR
		•	
***************	*******	************	************
; Counter group	•		
1	*********	********	**********
CounterGroup	.equ	00	; counter group
LastM1Match	.equ	05H	; last match 1 delay location
LastMatch	.equ	06H	; last matching code address
LoopCount	.equ	07H	; loop counter
CounterA	.equ	08H	; counter translation MSB
CounterB	.equ	09H	, =====================================
CounterC	.equ	0AH	;
CounterD	.equ	0BH	; counter translation LSB
MirrorA -	.equ	0CH	; back translation MSB
MirrorB	. qu	ODH	;
MirrorC	. qu	0EH	;
MirrorD	.equ	0FH	; back translation LSB

loopcount	.equ	r7 `
countera	.equ	r8
counterb	.equ	r9
counterc	.equ	r10
counterd	.equ	r11
mirrora	.equ	r12
mirrorb	.equ	r13
mirrorc	.equ	r14
mirrord	.equ	r15
•		

## LEARN MODE SWITCHES AND ERASE

,			
LearnModeGroup SW_B CmdSwitch LearnDebounce LearnTimer SkipRadio ClearCount EraseTimer	.equ .equ .equ .equ .equ	10H LearnModeGroup LearnModeGroup+1 LearnModeGroup+2 LearnModeGroup+3 LearnModeGroup+4 LearnModeGroup+5	; ; command switch ; learn switch debouncer ; learn timer ; flag to skip the radio read
BIT13 BIT1P5	.equ	LearnModeGroup+6 LearnModeGroup+7	; erase timer ;
ID_B LASTBIT	.equ	LearnModeGroup+8 LearnModeGroup+9 LearnModeGroup+10	;
PAST_MATCH Mono	.equ .equ .equ	LearnModeGroup+11 LearnModeGroup+13	
RadioTimeOut SwitchSkip	.equ .equ	LearnModeGroup+14 LearnModeGroup+15	; radio time out
cmdswitch	.equ	r1	•
learndb learnt	.equ .equ	ය ය	•
skipradio eraset	.equ .equ	r4 r6	;
rto mono	upe. upe.	r14 r13	

# ; LEARN EE GROUP FOR LOOPS ECT

.**************	*********	************	******
LearnEeGroup	.equ	20H	:
TempH	.equ	LearnEeGroup	
TempL	.equ	LearnEeGroup+1	•
Temp	.equ	LearnEeGroup+2	
COUNT1P5H	.equ	LearnEeGroup+3	; counter value memory
COUNT1P5L	.equ	LearnEeGroup+4	; counter value memory
CMP	.equ	LearnEeGroup+5	
MTempH	.equ	LearnEeGroup+6	; memory temp
MTempL	.equ	LearnEeGroup+7	; memory temp
MTemp-	.equ	LearnEeGroup+8	; memory temp
Serial	.equ	LearnEeGroup+9	; serial data to and from nonvol memory
Addr ss	.equ	LearnEeGroup+10	; address for the serial nonvol m mory
T0Ext	.equ	LearnEeGroup+11	; timer 0 extend dec every T0 int
T4MS	.equ	LearnEeGroup+12	; 4 mS counter

T125MS COUNTP5H COUNTP5L	.equ .equ .equ	LearnEeGroup+13 LearnEeGroup+14 LearnEeGroup+15	; 125mS counter ; counter value memory ; counter value memory
temph templ temp cmp mtemph mtempl mtemp serial address t0ext t4ms	.equ .equ .equ .equ .equ .equ .equ .equ	r0 r1 r2 r5 r6 r7 r8 r9 r10 r11	; memory temp; memory temp; memory temp; memory temp; serial data to and from nonvol memory; address for the serial nonvol memory; timer 0 extend dec every T0 int
t125ms	.equ	r13	; 4 mS counter ; 125mS counter

## RADIO GROUP

***************************************	, ********	*********	*****
RadioGroup	.equ	30H	
RTemp	.equ	RadioGroup	; radio temp storage
RTempH	.equ	RadioGroup+1	; radio temp storage high
RTempL	.equ	RadioGroup+2	; radio temp storage low
RTimeAH	.equ	RadioGroup+3	; radio active time high byte
RTimeAL	.equ	RadioGroup+4	; radio active time low byte
RTimelH	.equ	RadioGroup+5	; radio inactive time high byte
RTimeIL	.equ	RadioGroup+6	; radio inactive time low byte
RadioP5H	.equ	RadioGroup+7	5 code storage
RadioP5L	.equ	RadioGroup+8	; .5 code storage
PointerH	.equ	RadioGroup+9	:
PointerL	.equ	RadioGroup+10	
AddValueH	.equ	RadioGroup+11	
AddValueL	.equ	RadioGroup+12	
RadioC	.equ	RadioGroup+13	; radio word count
Radio1P5H	.equ	RadioGroup+14	; 1.5 code storage
Radio1P5L	.equ	RadioGroup+15	; 1.5 code storage
rtemp	.equ	r0	; radio temp storage
rtemph	.equ	r1	; radio temp storage high
rtempl	.equ	12	; radio temp storage low
rtimeah	.equ	<b>r3</b>	; radio active time high byte
rtimeal	.equ	r4	; radio active time low byte
rtimeih	.equ	r5	; radio inactive time high byte
rtimeil	.equ	r6	; radio inactive time low byte
radiop5h	.e <b>q</b> u	r7	; radio .5 code storage
radiop5l	· equ	r8 -	; radio .5 code storage
pointerh	.equ	r9	;
pointerl	.e <b>q</b> u	r10	•
addvalueh	.equ	r11	
addvaluel	.equ	r12	
radioc	.equ	r13	; radio word count
radio1p5h	. qu	r14	; radio 1.5 code storage
radio1p5l	.egu	r15	; radio 1.5 code storage

#### Check sum group with past radio data CheckGroup. .equ 40H check sum .equ rO . ; check sum pointer rom\_data .equ 11 test adr hi .equ **r**2 test\_adr\_lo .ėqu rЗ rflag .equ **r4** test\_adr .equ **m**2 pradioa .equ r6 pradiob **r**7 .equ pradioc r8 .equ pradiod .equ r9 pradioe .equ 110 pradiof .equ r11 pradiog .equ r12 pradioh .equ r13 Check\_Sum .equ CheckGroup+0 ; check sum reg for por Rom\_Data .equ CheckGroup+1 ; data read **RFlag** .equ CheckGroup+4 ; radio flags RInFilter .equ CheckGroup+5 ; radio input filter **PRadioA** .equ CheckGroup+6 ; past recieved value **PRadioB** .equ CheckGroup+7 ; past recieved value **PRadioC** .equ CheckGroup+8 ; past recieved value **PRadioD** .equ CheckGroup+9 ; past recieved value **PRadioE** .equ CheckGroup+0AH ; past recieved value **PRadioF** .equ CheckGroup+0BH ; past recieved value **PRadioG** .equ CheckGroup+0CH ; past recieved value **PRadioH** .equ CheckGroup+0DH ; past recieved value Timer group with rs232 data TimerGroup 50H .equ rs232do .equ r5 rs232di .equ r6 rscommand .equ r7 rs232docount .equ **r**8 rs232dicount .equ г9 rs232odelay .equ 110 rs232idelay .equ 111 rs232ccount .equ r12 rs232page 113 .equ rsccount .equ П4 rsstart .equ 115 RADIO\_CMD

TimerGroup+0H

TimerGroup+2H

TimerGroup+3H

TimerGroup+4H

.equ

. qu

.equ

.equ

**TaskSwitch** 

SysDisable

ADD2

; radio command

; system disable timer

```
RS232DO
                         .equ
                                TimerGroup+5
 RS232DI
                         .equ
                                TimerGroup+6
 RSCommand
                         .equ
                                TimerGroup+7
 RS232DoCount
                         .equ
                                TimerGroup+8
 RS232DiCount
                         .equ
                                TimerGroup+9
 RS232ODelay
                         .equ
                                TimerGroup+10
 RS232IDelay
                         .equ
                                TimerGroup+11
 RS232CCount
                         .equ
                                TimerGroup+12
 RS232Page
                        .equ
                                TimerGroup+13
 RSCount
                        .equ
                                TimerGroup+14
                                                       ; rs232 byte counter
 RSStart
                                TimerGroup+15
                        .equ
                                                       ; rs232 start flag
 TestVal
                        .equ
                                TimerGroup+16
                                                       ; test value
 STACKTOP
                        .equ
                                127D
                                                       ; start of the stack
 STACKEND
                                060H
                        .equ
                                                       ; end of the stack
RS2320S
                        .equ
                               00000100B
                                                        RS232 output bit set
RS2320C
                        .equ
                               11111011B
                                                        RS232 output bit clear
RS2320P
                               P0
                        .equ
                                                        RS232 output port
RS232IP
                        .equ
                               P3
                                                        RS232 input port
RS232IM
                        .equ
                               00000010B
                                                        RS232 mask
csh
                        .equ
                               00000001B
                                                       ; chip select high for the 93c46
csl
                        .equ
                               11111110B
                                                       chip select low for 93c46
cłockh
                        .equ
                               00000010B
                                                       ; clock high for 93c46
clockt
                        .equ
                               11111101B
                                                       ; clock low for 93c46
doh
                        .equ
                               00000001B
                                                       ; data out high for 93c46
dol
                        .equ
                               11111110B
                                                       data out low for 93c46
csport
                       .equ
                               P<sub>0</sub>
                                                       chip select port
dioport
                       .equ
                               P2
                                                      ; data i/o port
clkport
                       .equ
                               P0
                                                       ; clock port
WDT
                       .macro
                       .byte
                               5<sub>fh</sub>
                       .endm
WDH
                       .macro
                       .byte
                               4fh
                       .endm
Fill
                       .macro
                       .byte
                              OFFH
                       .endm
              Interrupt Vector Table
                      0000H
               .org
                      .word
                              RadioNegInt
                                                     :IRQ0 P3.2 n
```

;IRQ1, P3.3

;IRQ2, P3.1

.word

.word

000CH

000CH

```
; USE P3.0 FROM 28 PIN
                        .word
                                TimerZeroInt
                                                      ;IRQ4, T0
                        .word
                                TimerOneInt
                                                      ;IRQ5, T1
                        .page
                 .org
                        000CH
   WATCHDOG INITILIZATION
 start:
 START:
                                                      ; turn off the interrupt for init
                WDH
                WDT
                                                      ; kick the dog
           Internal RAM Test and Reset All RAM =
                srp
                       #0F0h
                                                      ; point to control group use stack
                ld
                       r15,#4
                                                      ;r15= pointer (minimum of RAM)
 write_again:
                WDT
                                                      ; KICK THE DOG
                ld
                       r14,#1
 write_again1:
                ld
                       @r15,r14
                                                      ;write 1,2,4,8,10,20,40,80
                ср
                       r14,@r15
                                                      then compare
               jr
                       ne,system_error
               rl
                       r14
                       nc,write_again1
               clr
                       @r15
                                                     ;write RAM(r5)=0 to memory
               inc
                       r15
               ср
                       r15,#7FH
                       ult,write_again
               Checksum Test
CheckSumTest:
               srp
                      #CheckGroup
               lď
                      test_adr_hi,#07H
               ld
                      test_adr_lo,#0FFH
                                                     ;maximum address=fffh
add_sum:
               WDT
                                                     ; KICK THE DOG
              ldc
                      rom_data,@test_adr
                                                     read ROM code one by one
              add
                      check_sum,rom_data
                                                     ;add it to checksum register
              decw
                      test_adr
                                                     increment ROM address
              jr
                      nz,add_sum
                                                     ;address=0?
```

check\_sum,#check\_sum\_value

system\_ok

z,system\_ok

P2,#11011101B

ср

jr jr

and

system\_error:

.word

RadioPosInt

;IRQ3, F3.2 p FOR EMULATION

;check final checksum = 00 ?

; turn on the LED to indicate fault

```
ld
                       P2M, #P2M INIT
                                                      ; turn on the LED to indicate fault
               jr .
                       system error
                .byte
                       256-check_sum value
system ok:
               WDT
                                                      ; kick the dog
               srp
                       #LearnModeGroup
                                                      ; set the group
               ld
                       eraset.#0FFH
                                                      ; set the erase timer
                       CmdSwitch,#0FFH
               ld
                                                      ; set the switch debouncer
               ld
                       learnt,#0FFH
                                                      ; set the learn timer
               ld
                       learndb,#0FFh
                                                       set the learn debounce
               ld
                       RSCommand,#0FFH
                                                      ; turn off the rs232 command
                       RS232DoCount.#11D
                                                      ; turn off the rs232 output
 STACK INITILIZATION
SetStack:
               clr
                      254
                      255,#STACKTOP
               ld
                                                     ; set the start of the stack
TIMER INITILIZATION
              ld
                      PRE0,#00001001B
                                                     ; set the prescaler to / 2 for 8Mhz
              ld
                      PRE1,#00000111B
                                                     ; set the prescaler to / 1 for 8Mhz
              cir
                      TO
                                                    ; set the counter to count FF through 0
              clr
                      T1
                                                     ; set the counter to count FF through 0
              ld
                      TMR,#00001111B
                                                     ; turn on the timers and load
PORT INITILIZATION
              ld
                      P0,#P01S INIT
                                                     ; RESET all ports
              ld
                      P2,#P2S_INIT
              ld
                      P3,#P3S_INIT
              ld
                      P01M, #P01M INIT
                                                     ; set mode
              ld
                      P3M,#P3M_INIT
                                                    ; set port3 p30-p33 input analog mode
              ld
                      P2M, #P2M_INIT+1
                                                     ; set port 2 mode
MEMORY INITILIZATION
              ld
                     Address,#3EH
                                                     ; set non vol address to UNUSED
                     ReadMemory
              call
                                                    ; read the value to INIT
```

#### INITERRUPT INITILIZATION SetInterrupts: ld IPR,#0000001B ; set the priority to timer ld : IMR,#ALL\_ON\_IMR ; turn on the interrupt clr ; CLEAR IRQ'S MAIN LOOP MainLoop: ; enable interrupt and P2.#01111111b ; turn off the flag WDT ; kick the dog ld P01M, #P01M INIT : set mode P3M, #P3M INIT ld ; set port3 p30-p33 input analog mode P2M,#P2M\_INIT+1 ld ; set port 2 mode: **LEARN** call ; do the learn switch TestRS232: srp #TimerGroup rsstart,#0FFH ср ; test for starting a transmission z,skiprs232 ; if starting a trans skip jr rscommand,#0FFH test for the off mode ср z,skiprs232 jr rs232docount,#11d ; test for output done ср jr nz, skiprs 232 ; if not the skip ср rscommand,#30H ; test for switch data jr nz,TEST34 rs232do clr ; clear the data LearnDebounce,#0FFH ; test switch one ср nz,SW1OUT jr rs232do,#00000001B or ; set the marking bit :SW1OUT: CmdSwitch,#0FFH ; test switch 2 СР nz,SW2OUT jr rs232do,#00000010B ; set the marking bit OF :SW2OUT: ф LearnTimer,#0FFH ; test for learn 1 jr nz,L10UT rs232do,#00001000B ; set the marking bit or ;L10UT: VacSwOpen<sup>-</sup> jr TEST34: rscommand,#34H ; test for page 0 nz,TEST35 jr ld rs232page,#00H RS232PageOUT jr TEST35: rscommand,#35H ; test for page 1 ср nz,TEST38

	ld	rs232page,#10H	;
RS232PageO	UT:		
	ld	SkipRadio,#0FFH	; set the skip radio flag
•	dec	SwitchSkip	; turn off the switch testing for port
		•	; direction control
	ld .	Address,rsccount	; find the address
,	rcf	A.d.d	;
	rrc	Address	;
	or	Address,rs232page	
	call ld	ReadMemory rs232do,MTempH	; read the data
	tm	rsccount,#01H	; test which byte
	jr	z,RPBYTE	, test which byte
	j. Id	rs232do,MTempL	
RPBYTE:		7010100, M. 70MPL	• .
	ср	rsccount,#1FH	; test for the end
	jp	nz,STARTOUT	
LASTRPM:	clr	rsccount	; reset the counter
VacSwOpen:			
	dec	rsstart	; set the start flag
	ld	rscommand,#0FFH	; turn off command
			; return
skiprs232:		OKUDDOGG	
	jp	SKIPRS232	
TEST38:		,	
123130.	ср	rscommand,#38H	; test memory
	ir	nz,SKIPRS232	, test memory
	id	rs232do,#0FFH	; flag set to error to start
	srp	#LearnEeGroup	,
	dec	SwitchSkip	; skip testing the switches
	ld	SkipRadio,#0FFH	; set the skip radio flag
•	ld	mtemph,#0FFH	; set the data to write
	call	WRITEALL	; write all the words
	call	TESTALL	; test all memory
	ld	mtemph,#000H	; set the data to write
	call	WRITEALL	; write all memory
CLEARALL:	call	TESTALL	; test for the data retension
CLEARALL:	call	CLEARCODES	reset the memory for eads
	clr	RS232DO	; reset the memory for code ; flag all ok
MEMORYERF		11020200	, nag an ox
	ld	RSCommand,#0FFH	; turn off command
STARTOUT:	-	, , , , , , , , , , , , , , , , , , , ,	,
	inc	rsccount	; set to the next address
	dec	RSStart	; set the start flag
			•
SKIPRS232:			
	clr	SwitchSkip	; clear the skip switches flag
	cir	SkipRadio	; clear the skip radio flag
		#I comMadeO	
	srp	#LeamModeGroup	<b>;</b>
SINGLE:	-		
OINGLE.	ср	mono,#MONOPER	; test for the period
	٦٢		, took to the period

jr ult, TESTCONS if not then test constant output and P2,#11110111b clear the output ld mono,#0FFH -**TESTCONS:** di ср rto,#RTOPERIOD : test for the timeout jr ult,SIGDONE TurnOffOutput: and P2,#11101111b ; clear the output rto,#0FFH SIGDONE: TOGGLE: jp MainLoop ; loop forever WRITEALL: ld mtempl, mtemph ld TestVal,mtemph clr address ; start at address 00 WRITELOOP1: WDT call WRITEMEMORY inc address do the next address address,#40H ср ; test for the last address nz,WRITELOOP1 jr ret TESTALL: Сŀг address ; start at address 0 READLOOP1: WDT call ReadMemory ; read the data mtemph,TestVal ср ; test the value nz, MEMORYERROR jр ; if error mark mtempl,TestVal ср ; test the value nz,MEMORYERROR jp ; if error mark address inc set the next address ср address,#40H ; test for the last address jr nz, READLOOP1 ret Timer 0 interrupt TimerZeroInt: ср T0Ext,#00 ; test for the roll z,ClearRadioTimeout jr ; if at the roll time out dec T0Ext ; decrement the time extension iret

; clear the counter

; clear the radio data

; for the Clear radio code segment

ClearRadioTimeout:

call

jp

push

ClearCounter

ClearRadio

RP

RadiaNasta		,	
RadioNegInt:	and	IMD #1111110b	
•	id	IMR,#1111110b RTemp,#0000001B	; turn off the interrupt for 256uS
	ir	RadioEdge	; mark which edge
RadioPosInt:		riadioLuge	
	and	IMR,#11110111b	; turn off the interrupt for 256uS
	ld	RTemp,#0000000B	; mark which edge
	jr	RadioEdge	, mark which eage
-			
Podio Edno.			
RadioEdge:			
	push	RP	. acus Alba us mustu
	srp	#RadioGroup	; save the reg pair
	ld	rtemph,T0Ext	; set the register pointer
	ld	rtempt,TOExt	; read the upper byte
	tm	IRQ,#00010000b	; read the lower byte
	jr	z,RincDone	; test for a pending timer interrupt
	•		; done
	tm :-	rtempl,#10000000b	; test for the rollover
	jr	z,RIncDone	; if not the rolled value skip inc
RIncDone:	dec	rtemph	; increase the timer msb
RTimeOk:	call	ClearCounter	; clear the counter
	com	rtemph	; flip to find the period
	com	rtempl	:
RTimeDone:			•
	ср	rtemp,#0	; test the port for the edge
	jr	z,ActiveTime	; if it was the active time then branch
InActiveTime:		•	, we was the delive time their branch
	ср	RinFilter,#0FFH	; test for active last time
	jr	z,GolnActive	; if so continue
,	jr	RADIO_EXIT	; if not the return
GolnActive:		<b>-</b>	, viet the retain
	clr	RInFilter	; set flag to inactive
	ld	rtimeih,rtemph	; transfer the period to inactive
	· ld	rtimeil,rtempl	· · · · · · · · · · · · · · · · · · ·
	ir	RADIO_EXIT	; return
ClearCounter:	•		, rotuin
	ld	TMR,#00001000b	; turn off timer 0
	ld	TMR,#00001001b	; load t0
	ld	TMR,#00001000b	, load to
•	ld	TMR,#00001010b	;
	ld	TOExt,#0FFH	; restart the timer
	and	IRQ,#11100110b	; reset the timer
	ret		; turn off pending int
ActiveTime:			
	ср	RInFilter,#00H	; test for active last time
	jr	z,GoActive	; if so continue
	jr	RADIO_EXIT	; if not the return

			•
	- Id	RInFilter,#0FFH	•
,	ld	rtimeah,rtemph	; transfer the period to active
	ld	rtimeal,rtempl	, transfer the period to active
GotBothEdg	es:	,	•
	ei		; enable the interrupts
	ср	radioc,#0	; test for the blank timing
	jr	nz,INSIG	; if not then in the middle of signal
•	inc	radioc	; set the counter to the next numbe
	ср	rtimeih,#30h	; test for the min 24.5 mS
•	ir	ult,ClearJump	; if not then clear the radio
	Ćр	rtimeah,#00h	; test first the min sync
	` jr	nz,SyncOk	; first byte 00 if not great enough
	сp	rtimeal,#80H	; test for 256uS min
* * * * * * * * * * * * * * * * * * *	jr	ult,ClearJump	; if less then clear the radio
SyncOk:	,	- in croance in p	, it less then clear the radio
•	ф	rtimeah,#9h	: toot for the man time 4 0000
	jr	uge,ClearJump	; test for the max time 4.6mS
	J.	age, o lear out hip	; if not clear
		•	
SETP5:			•
	ср	rtimeah,#02h	; test for 1.5 vs .5
	jr	uge,O1P5MSFLAG	
P5MSFLAG:	•	ego,o II oliloi Bad	; set the 1.5 flag
**	or	RFlag,#01000000b	sot the O Emp manner. Her
	clr	radiop5h	; set the 0.5ms memory flag
	cir	radiop5l	; clear the memory
	clr	COUNTP5H	, close the manner.
	clr	COUNTP5L	; clear the memory
	ir	DONESETP5	, ; do the 2X
. O1P5MSFLA			, do the ZX
	and	RFlag,#10111111b	; set the 1.5ms memory flag
	clr	radio1p5h	; clear the memory
	clr	radio1p5l	·
	clr	COUNT1P5H	; clear the memory
	clr ·	COUNT1P5L	. Gear the memory
DONESETP5	i:		•
RADIO_EXIT	:	•	
–	pop	<b>r</b> p	
•	iret	•	; done return
			, done retain
ClearJump:			
;	or	P2,#1000000b	; turn of the flag bit for clear radio
	jР	ClearRadio	; clear the radio signal
	••		, dear the radio signal
INSIG:			
•	ф	rtimeih,#0AH	; test for the max width 5.16
	jr	uge,ClearJump	; if too wide clear
	ф	rtimeih,#00h	; test for the min width
•	jr	nz,ISigOk	; if greater then 0 then signal ok
	ф	rtimeil.#080h	; test for 256us min
<del>-</del>	jr	ult,ClearJump	; if not then clear the radio
ISigOk:	•	· · · · · · · · · · · · · · · · · · ·	, " Hot then cleat the fault
•	ф	rtimeah,#0AH	; t st for the max width
	jr	uge,ClearJump	; if too wide clear
	ср	rtimeah,#00h	; if greater then 0 then signal ok
			, ii gizater tilen U then Signal ök

•			•
,	jr	nz,ASigOk	if too norrow alon-
	ćp	rtimeal,#080h	; if too narrow clear
	jr	ult,ClearJump	; test for 256us min
ASigOk:	,	un, ordaroump	; if not then clear the radio
•	sub sbc	rtimeal,RTimeIL rtimeah,rtimeih	; find the difference
	tm	rtimeah,#10000000b	; find out if neg
	jr	nz,NEGDIFF2	; use 1 for ABC or D
	jr	POSDIFF2	, 555 1 157 1 155 0, 5
POSDIFF2:			
	ф	rtimeah,#01H	; test for 1.5/1
	jr	ult,O1PMS	; mark as a 1
	jr	O1P5MS	
	•		
NEGDIFF2:			
	com	rtimeah	; invert
	Ср	rtimeah,#01H	; test for 1/.5
,	jr	ult,O1PMSC	; mark as a .5
0.000.00	jr	P5MSC	
O1P5MS:			
_	ld	BIT1P5,#2h	; set the value
0.0000	jr	GOTB1P5	
O1PMSC:			
	com	rtimeah	, invert
O1PMS:			
	ld	BIT1P5,#1h	; set the value
	jr	GOTB1P5	
P5MSC:	•		
	com	rtimeah	; invert
	ld	BIT1P5,#0h	; set the value
GOTB1P5:		•	, =====================================
	cir	rtimeah	; clear the time
	cir	rtimeal	
	clr	rtimeih	
	clr	rtimeil	
	ei		; enable interrupts
ADDB1P5:			
	tm 🕝	RFlag,#01000000b	; test for radio p5/ 1p5
	jr	nz,RCP5INC	
RC1P5INC:			
	tm	radioc,#0000001b	; test for even odd number
•	jr	z,COUNT1P5INC	; if odd number counter
Dadi Apaulo		•	
Radio1P5INC:			; else radio
• •	ф	radioc,#15D	; test the radio counter for the specials
D. I. 4050	jr	uge,SPECIAL_BITS	; save the special bits seperate
Radio1P5R:	4		
	id	pointerh,#Radio1P5H	; get the pointer
	ld	pointerl,#Radio1P5L	
	jr	AddAll	·
SPECIAL_BITS	S:	* •	
	ф	radioc,#15d	; test for the first special
	jr	nz,SKIP_ID_ZERO	; if not then skip zeroing
	cir	ID_B	; else clear the id bits
			,

SKIP_ID_ZERO:		
cr jr	radioc,#19d	; test for the switch id ; if so then branch
ld ac ac ac jr SWITCHID:	dd ID_B,rtemph dd ID_B,rtemph	; save the special bit ; *3 ; *3 ; add in the new value
ld cp ; jr clr jr	ID_B,#03d ule,Radio1P5R	; save the switch ID ; test for the add in values ; add in if 3 < ; else dont add in
RCP5INC:		
tm jr	radioc,#0000001b z,COUNTP5INC	; test for even odd number ; if odd number counter
RadioP5INC: Id Id jr	pointerh,#RadioP5H pointerl,#RadioP5L AddAll	; else radio ; get the pointer ;
COUNT1P5INC:	· · · · · · · · · · · · · · · · · · ·	: -
ld ld ir	pointerh,#COUNT1P5H pointerl,#COUNT1P5L AddAll	; get the pointer
COUNTP5INC:	Audii	
ld Id jr	pointerh,#COUNTP5H pointerl,#COUNTP5L AddAll	; get the pointers ;
AddAll:		:
ld ld	rtemph,@pointerh rtempl,@pointerl	; get the value
ld ld	addvalueh,@pointerh addvaluel,@pointerl	; get the value ;
add adc	addvalueh,rtemph	; add x2 ;
add adc		; add x3
add adc	addvaluel,BIT1P5 addvalueh,#00h	add in new number
ld Id ALLADDED:	<pre>@pointerh,addvalueh @pointerl,addvaluel</pre>	; save the value
inc TWENTY?:	radioc	; increase the counter
and cp jp tm	RFlag,#11011111B radioc,#21D nz,RRETURN RFlag,#00010000B	; clear the bit for 10 bits ; test for 20 ; if not then return ; test flag 20 bit code

				•	·	•
FI	RST20:	jr	nz,KNOWCO	DE	; if the second 20 bits r	eceived
		· or	RFlag,#00010	0000B	; set the flag	
	•	cir	radioc		; clear the radio counter	
		jp	RRETURN		; return	Γ .
Ġ	OT20CODE	: <b>"</b>			, return	
		ср јр	ID_B,#07d uge,ClearRad	io	; test for the don't use o ; clear don't use	nes .
•		ср	ID_B,#04d			
		jr	uge,KNOWC	)DE	; test for the don't add in	1 ones
		add	COUNT1P5L,	SW R	; if so then don't add in	
		adc	COUNT1P5H,		; add in switch id	
K١	NOWCODE:		00011111 311,	#0011	•	
		2				4.
.**	**********	******	***********	***********		
T	ranslate the	Count	er back to normal			********
, ,	start	Count	ci back to normal			
• .	Count	orΔ	CounterB	0	· ·	•
:	00	CIA	00	CounterC	CounterD	
:	Mirror	۸		Count1P5H	Count1P5L	•
•	00~	٦.	MirrorB	MirrorC	MirrorD	• •
,***	•	******	00	CountP5H	CountP5L -	
,					*****	***********
				÷		
		srp	#CounterGroup	<b>)</b>	; set the group	
		cir	countera		; clear the counter Msb	value
		cir	counterb		<b>;</b>	
		ld.	counterc,COU!		; Set the value to count1	p5
		ld	counterd,COUI	NT1P5L		Ρ.
		clr	mirrora		; Set the mirror (temp re	a for now!
	**	clr	mirrorb	•	; to countp5	g loi llow)
,		ld	mirrorc,COUNT	ГР5Н	·	
		ld	mirrord,COUNT		•	
		call	AddMirrorToCo		find countries * 2410	
	•	ld	loopcount,#3	,	; find countp5 * 3^10 + c	ount i po
		call	RotateMirrorAd	d ·	•	
		ld	loopcount,#2			
٠		call	RotateMirrorAd	d		•
		ld	loopcount,#2	· ·		
	•	call	RotateMirrorAd	.d		
٠.		ld .	loopcount,#2	u	;	
		call	RotateMirrorAd	a a	•	
		ld		o ,	<b>;</b>	
		call	loopcount,#1	_	;	
		id	RotateMirrorAd	o <sub>.</sub>	;	
	•		loopcount,#3	_	;	
		call	RotateMirrorAdd	đ	•	•
	•	ld	loop∞unt,#1		;	
		call	RotateMirrorAdo	j, t	;	
		ld	loop∞unt,#1		•	
		call	RotateMirrorAdo	<b>.</b> .	•	
					•	•
Mirro	orTheCount	er:				
		call	MirrorCounter		; mirror the counter	•
Cou	nterCorrecte	ed:			, the counter	
		ср	SkipRadio,#0FF	H.	test for the akin radio 41-	_
		jp	z,ClearRadio		; test for the skip radio fla	
		ср	LearnTimer,#0F	FH	; if active do not test the o	:bae
		~ <b>F</b>	,πυι	• • •	; test for in learn mode	

	• •	•
	p z,TESTCODE	; if not in learn the test the code
STORECODE:	•	, in least the code
DCODESTORE:		
	PRadioA,radio1p5h	; test all 8 memorys for a match
	r nz PP_NOT_M_D	; if no match skip
	PRadioB, radio 1p5l r nz, PP_NOT_M_D	; test all 8 memorys for a match
•	PRadioC,radiop5h	; if no match skip
· j		; test all 8 memorys for a match ; if no match skip
•	PRadioD,radiop5I	; test all 8 memorys for a match
jı	r nz,PP_NOT_M D	; if no match skip
C	PRadioE, MirrorA	; test all 8 memorys for a match
jı		; if no match skip
	P PRadioF, MirrorB	; test all 8 memorys for a match
jį		; if no match skip
jr	P PRadioG,MirrorC nz,PP_NOT_M_D	; test all 8 memorys for a match
יו, C	P PRadioH,MirrorD	; if no match skip
ir		; test all 8 memorys for a match; if no match skip
MatchedForStore	:	, ii no materi skip
s	rp #LearnEeGroup	•
C	all TESTMATCH	; test for a matching code
q		; test for a match
jr		; if so store AGAIN for counter
lo		; set the address
= -	all ReadMemory dd mtemph,#4d	; read the value
, a	· · · · · · · · · · · · · · · · · · ·	; find the next address
ir		; test for out of range
cl	r mtemph	•
GOTDADDRESS	•	•
ld		•
ld		; store the new address
ca Id		<b>;</b>
Ca	and occinitential	; set the code address to write
jr	MRITE_D_CODE NOWRITESTORE	; output the D code
	HOWINESTORE	; reset the learn mode
WRITEAGAIN:		
ca	il WRITE_D_CODE	; output the D code
	· .	, +
NOWRITESTORE		
or		; turn off the LED for flashing
ld cir	LearnTimer,#0FFH RadioTimeOut	; turn off the learn mode
jr	ClearRadio	; disable command from learn
,	Olearnaulo	; set for the next code
,		
PP_NOT_M_D:		
ld	PRadioA,radio1p5h	; save the present into the past
- <b>id</b>	PRadioB,radio1p5l	; save the present into the past
ld	PRadioC,radiop5h	; save the present into the past
ld	PRadioD,radiop5I	; save the present into the past
ld Id	PRadioE,MirrorA PRadioF,MirrorB	; transfer the value
iu	LINGUOL'MILLOLD	
	A-	-36
		·
	•	

		•	
· .	ld	PROdioG MissorC	
	· ld	PRadioG,MirrorC PRadioH,MirrorD	•
•	Iu	F Hadion, Wilfford	
		•	; reset radio
	*******	************	***********
; Clear interr	unt		
**********	*******	*********************	********
, ClearRadio:	• '		
	tm	RFlag,#0000001B	toot for receiving without
	jr	z,SKIPiRTO	; test for receiving without error ; if flag not set then donot clear timer
	clr	RadioTimeOut	; clear radio timer
SKIPIRTO:			, clear radio timer
	clr	RadioC	; clear the radio counter
	clr	RFlag	; clear the radio flags
RRETURN:			, circuit the radio hage
•	pop	RP	; reset the RP
,	iret		return
,**************************************	*******	**********	*************************************
; rotate mirro	r LoopC	ount *2 then add	
		*******	**************************************
RotateMirror	Add:		•
	_		
	rcf		; clear the carry
	ric	mirrord	;
	rlc	mirrore	•
	rlc	mirrorb	;
	ric	mirrora	;
	djnz	loopcount,RotateMirrorAdd	; loop till done
Add mirror t	o count	٠,	
.************	*******	U  ********************************	•
, AddMirrorToC	Counter:		
Addivision to C	add	counterd,mirrord	
	adc	counterc, mirrorc	
-	adc	counterb,mirrorb	
	adc	countera,mirrora	
	ret	oodinera,iiiii ora	•
			•
******	********	**********	*******************************
; Add mirror t	o counte	er	•
	*******	*********	*****************************
<b>MirrorCounter</b>	:	•	
	ld	loopcount,#32d	; set the number of bits
MirrorLoop:		• • • • • • • • • • • • • • • • • • • •	, oct allo marrison of Sits
	rrc	countera	; move the bits
	rrc	counterb '	
	rrc	counterc	
	FTC	counterd	
	ric	mirrord	
	ric	mirrorc	
-	rlc	mirrorb	•
•	пc	mirrora	•
	djnz	loopcount, Mirror Loop	; loop for all the bits
	ret	•	
			_
		A-3	1
٠		•	
•	•		
		•	
		•	•

	********		**********
les	t the rad	lio code for matching	••••
TESTCODE	:		
	and srp	P2,#11111101B #LearnEeGroup	; turn on the LED for flashing
	call	TESTMATCH	; test the code for a match
	or	P2,#0000010B	; turn off the LED for flashing
	cp :	Address,#0FFH	; test for no match
	jp	z,TEST_TC_SEC	; if no match try touchcode and sec
D_CODE_M	ATCH:		
	ф	RadioTimeOut,#0FFH	toot for the At-
	jr	z,NewCode	; test for the timeout
	Ćр	LastM1Match,Address	; if timer inactive then look for a new
	jr	nz,NewCode	; test for the same address as the past
	clr	RadioTimeOut	; if not then test for a new code ; reclear the timer
	jр	ClearRadio	; and update the past
NewCode:			, and update the past
	srp	#CheckGroup	; set the rp
	call	TESTCOUNTER	; test the counter for in range
•	ф	CMP,#00	; test for a matching value
•	jp	z,ClearRadio	; if the same then clear the radio
	ф	CMP,#0AAH	; test for counter in range
	jr	z,GOT_D_CMD	; got a command save radio counter
	ф	CMP,#07FH	; test for outside of - window
	jr	z,UPDATE_PAST	; if so skip resync
•	ф	PAST_MATCH,Address	; test for the same address as the past
	jr	nz,UPDATE_PAST	; if not then update the past value
	ld ld	pradioa,MirrorA	; transfer the value
	ld	pradiob,MirrorB	
•	ld .	pradioc, MirrorC	
	sub	pradiod, MirrorD	
	sbc	pradiod, pradioh	•
	sbc	pradioc,pradiog pradiob,pradiof	
	sbc	pradios,pradios pradioa,pradioe	
	op	pradioa,#00	; find the difference
	jr	nz,UPDATE_PAST	; test for less then 4 away
•	ф	pradiob,#00	; if not then update the past
	jr	nz,UPDATE_PAST	t if mak the array of the se
	ćр	pradioc,#00	; if not then update the past
•	jr	nz,UPDATE_PAST	If not then under the
	cp ·	pradiod,#00	; if not then update the past
	jr	z,UPDATE_PAST	; test for the zero case
•	ф	pradiod,#04d	•
	ir	ugt,UPDATE_PAST	; if not then update the past
GOT_D_CMD:		_	, not their apadie the past
	call	STORE_D_COUNTER	; save the new counter value
D_RADIO_CO	MMAND		
_ = .2.0_00	ф	SysDisable,#32d	
	jr	ult,TEST_TC_SEC	; test for 4 seconds
	,,	2.1. FO 1.0 - 2.E.C.	; if not test to and sec
•	ф	RadioTimeOut,#RTOPERIOD	; test for first reception

```
ult, NOTP3A
               jr
                                                      ; if second reception skip t and mono-
               clr
                       Mono
                                                      ; clear the monostable
               or
                       P2,#00011000B
                                                      ; turn on the constant
               xor
                       P2,#01000000B
                                                      ; toggle the T output
NOTP3A:
                       RadioTimeOut
                                                      ; clear the timer
NOTP3:
NOTP3S:
                       TEST_TC_SEC -
                                                      ; test to and sec
NOTNEWMATCH:
               ld
                       LeamTimer,#0FFH
                                                      ; set the learn timer "turn off"
               jp
                       ClearRadio
                                                      ; clear the radio
UPDATE PAST:
                      PAST_MATCH, Address
                                                     ; save the past address
              ld
                      pradice, MirrorA
                                                      ; transfer the value
              ld
                      pradiof,MirrorB
              ld
                      pradiog, Mirror C
                      pradioh, MirrorD
              ld
                      ClearRadio
              ip
                                                     ; reset the radio
```

We know the code does not match but if it was our touch code or security transmitter update the counter

```
TEST_TC_SEC:
               srp
                       #LearnEeGroup
               ф
                       ID_B,#1d
                                                      ; test for the touch code
                       z,TC SEC
               jr
                                                      ; jump if so
                       ID_B,#2d
               ср
                                                      ; test for the security transmitter
                       z,TC_SEC
               jr
                                                      ; jump if so
                       ClearRadio
               jp
TC_SEC:
                       address,#01d
                                                      ; set the start addresss for the fixed
NEXT_D:
               call
                       ReadMemory
                                                      ; read the word at this address
               ф
                       mtemph, Radio 1P5H
                                                      ; test for the match
               jr`
                       nz,NO_TC_MATCH
                                                      ; if not matching do the next address
               ф
                       mtempl,Radio1P5L
                                                      ; test for the match
               ir
                       nz,NO_TC_MATCH
                                                      ; if not matching do the next address
               dec
                       address
                                                      ; reset the address
MatchedCheckCounter:
                       TESTCOUNTER
               call
                                                      ; test the counter for in range
                       CMP,#0AAH
               ф
                                                      ; test for within range
                       nz,SkipStoreCounter
                                                     ; if not kip storing the counter
               jr
TC_SEC_Store:
                       STORE_D_COUNTER
                                                      ; save the new counter
SkipStoreCounter:
                       address
NO_TC_MATCH:
                       address,#4d
               add
                                                     ; set the address to the next code
```

; test for the last address

address,#1CH

ф

pradioc,#12d СР ; window 3072 or 1024 activations ule,COUNTOK jr COUNTOUT: call Complement : find the - difference pradioa,#00 ср test for within 00000400H jr nz,OutOfWindow pradiob,#00 ср jr nz,OutOfWindow ср pradioc,#00000100B ir ugt,OutOfWindow İđ CMP,#7FH ; mark the -window function jr CounterRet : return OutOfWindow: ld CMP,#0FFH ; set the bad count flag jΓ. CounterRet ; return COUNTOK: ld CMP.#0AAH ; set the count flag ok CounterRet jr ; return NORMALN: sub pradiod, MirrorD ; subtrace to find difference pradioc, MirrorC sbc sbc pradiob, MirrorB sbc pradioa, Mirror A call Complement make positive pradioa,#00 ср test for to large įг nz,COUNTOUT if so out of window СР pradiob,#00 test for to large nz, COUNTOUT įr ; if so out of window pradioc,#11D Ср window for 1024 ule,COUNTOK COUNTOUT Complement: pradiod com Complement the temp reg pradioc com com pradiob pradioa com ret TESTMATCH TEST THE NON ROLLING PART OF ANY CODE IF THERE IS A MATCH RETURNS THE ADDRESS ELSE RETURNS FF TESTMATCH: TEST\_D\_CODES: address ; start at address 0 NEXT\_D\_CODE: ReadMemory call ; read the word at this address ф mtemph,RadioP5H ; test for the match nz,NO\_D\_MATCH jΓ ; if not matching then do n xt address mtempl,RadioP5L ф ; test for the match nz,NO\_D\_MATCH

; if not matching then do n xt address

inc address ; set the second half of the code call ReadMemory ; read the word at this address СР mtemph, Radio 1P5H ; test for the match jr nz,NO\_D\_MATCH2 ; if not matching do the next address mtempl,Radio1P5L ф test for the match nz,NO\_D\_MATCH2 jr if not matching do the next address dec address reset the address TMEXIT ; return with the address of the match NO\_D\_MATCH: ; set the address to the next code address NO\_D\_MATCH2: add address,#3d ; set the address to the next code address,#1CH ф ; test for the last address ult, NEXT D CODE ; if not the last address then try again GOTNO\_D\_MATCH: ld address,#0FFH ; set the no match flag ret TMEXIT: ld LastM1Match,LastMatch ; delay line ld LastMatch address ; save the address for radio timeout ret

LEARN DEBOUNCES THE LEARN SWITCH 80mS
TIMES OUT THE LEARN MODE 30 SECONDS
DEBOUNCES THE LEARN SWITCH FOR ERASE 6 SECONDS

## LEARN:

srp #LearnModeGroup ; set the group ; test for the debouncer release cmdswitch,#236D ф nz.ReleaseDone jr ; if not then test for set clr cmdswitch ; clear the debouncer ReleaseDone: ф cmdswitch,#20D ; test for switch 2 set jr UGT, CLEARRA multi2: cmdswitch,#20D ф ; test for switch 2 set nz,TESTLEARN ; if not then test learn SW2isSET: ld cmdswitch,#0FFH ; set the debouncer CMDSW: clr mono ; clear the timer XOL P2,#01000000B ; toggle P2,#00011000B ; set **CLEARRA:** cir rto

TESTLEARN:

cp learndb,#236D ; test for the debounced release jr nz,LEARNNOTRELEASED ; if not released then jump

	· clr	learndb	; clear the debouncer
	ret		; return
LEARNNOTE	RELEAS	ED:	
•	ф	learnt,#0FFH	; test for learn mode
	ir .	nz,INLEARN	; if in learn jump
	cp	learndb,#20D	, ii in leam jump
•	. •	nz,ERASETEST	; test for debounce period
SETLEARN:			; if not then test the erase period
	clr	learnt	; clear the learn timer
٠,	ld	leamdb,#0FFH	; set the debouncer
	and	P2,#11111101b	; turn on the led
ERASETEST	:	•	
*	ср	leamdb,#0FFH	; test for learn button active
	jr	nz,ERASERELEASE	; if button released set the erase timer
•	ф	eraset,#0FFH	; test for timer active
	ir	nz,ERASETIMING	; if the timer active jump
	clr.	eraset	; clear the erase timer
ERASETIMIN			, clear the erase timer
•	ĊР	eraset,#48D	; test for the erase period
. *	jr	z,ERASETIME	; if timed out the erase
•	ret	-,	; else we return
ERASETIME:			, else we return
	or	P2,#0000010b	; turn off the led
	ld	skipradio,#0FFH	; set the flag to skip the radio read
•	call	CLEARCODES	; clear all codes in memory
	clr	skipradio	
	Cii	Shipiadio	; reset the flag to skip radio
	ld.	learnt,#0FFH	; set the learn timer
•	ret		; return
ERASERELE		•	, rotarri
	ld	eraset,#0FFH	; turn off the erase timer
	ret		•
	101		; return
INLEARN:	•		
	ф	learndb,#20D	; test for the debounce period
	ir	nz,TESTLEARNTIMER	; if not then test the learn timer
	ld	learndb,#0FFH	; set the learn db
TESTLEARN		1041140,#01111	, set the learn do
	ф	learnt,#240D	; test for the learn 30 second timeout
	jr	nz,ERASETEST	; if not then test erase
learnoff:	J.	112,210,021201	, ii not then test erase
	or	P2,#00000010B	the second the last
	ld		; turn off the led
		learnt,#0FFH	; set the learn timer
•	ld	leamdb,#0FFH	; set the learn debounce
	jr	ERASETEST	; test the erase timer
		•	

; WRITE WORD TO MEMORY ; ADDRESS IS SET IN REG ADDRESS ; DATA IS IN REG MTEMPH AND MTEMPL ; RETURN ADDRESS IS UNCHANGED WRITEMEMORY:

RP push

#LearnEeGroup . srp

: SAVE THE RP

; set the register pointer

**STARTB** call

ld · serial,#00110000B **SERIALOUT** 

call and csport,#csl

call **STARTB** 

ld serial.#01000000B serial, address Or.

call SERIALOUT ld serial, mtemph

call SERIALOUT . ld serial,mtempl

call **SERIALOUT** call ENDWRITE

call **STARTB** ld serial,#00000000B

call **SERIALOUT** and csport,#csl

pop

; output the start bit ; set byte to enable write

output the byte ; reset the chip select ; output the start bit set the byte for write or in the address

output the byte

set the first byte to write

output the byte

set the second byte to write

output the byte

wait for the ready status

output the start bit

set byte to disable write

; output the byte ; reset the chip select

; reset the RP

READ WORD FROM MEMORY ADDRESS IS SET IN REG ADDRESS DATA IS RETURNED IN REG MTEMPH AND MTEMPL ADDRESS IS UNCHANGED

ReadMemory:

RP push

srp #LearnEeGroup ; set the register pointer

; output the start bit

; preamble for read

; or in the address

**STARTB** call

ld. serial,#10000000B or serial.address **SERIALOUT** call

call **SERIALIN** 

ld mtemph, serial call SERIALIN ld mtempl,serial

and csport,#csl

RP

; output the byte ; read the first byte ; save the value in mtemph ; read teh second byte

; save the value in mtempl ; reset the chip select

pop

ret

WRITE D CODE TO 4 MEMORY ADDRESS

CODE IS IN Radio1P5H Radio1P5L RadioP5H RadioP5L

CODE IS IN Count1P5H Count1P5L CountP5H CountP5L

WRITE\_D\_CODE:

push

srp #LearnEeGroup ld

mtemph,RadioP5H

; set the register pointer ; transfer the data

ld mtempl,RadioP5L call WRITEMEMORY write the temp bits inc address ; next address ld mtemph,Radio1P5H transfer the data ld mtempl,Radio1P5L call WRITEMEMORY ; write the temps inc address ; next address STORE COUNTER: ld mtemph, Mirror A ; transfer the data ld mtempl, MirrorB WRITEMEMORY call write the temps inc address ; next address ld mtemph, MirrorC transfer the data ld mtempl, Mirror D call WRITEMEMORY write the temps dec address reset the address dec address dec address RP pop ret return STORE\_D\_COUNTER: push RP srp #LeamEeGroup ; set the register pointer inc address address inc jr STORE\_COUNTER START BIT FOR SERIAL NONVOL ALSO SETS DATA DIRECTION AND AND CS STARTB: ld-P2M, #P2M INIT ; set port 2 mode and csport,#csl clkport,#clockl and start by clearing the bits and dioport,#dol or csport,#csh set the chip select OF dioport,#doh set the data out high ckport,#clockh or set the clock clkport,#clockl and : reset the clock low and dioport,#dol ; set the data low ret ; return END OF CODE WRITE **ENDWRITE:** ld P2M,#(P2M\_INIT+1) ; set port 2 mode and csport,#csl ; reset the chip select nop ; delay csport,#csh or ; set the chip select WDT ; kick the dog **ENDWRITELOOP:** temph,dioport

; read the port

```
ld
                          P2M, #P2M INIT
                                                           ; set port 2 mode forcing output mode
                  ret
   SERIAL OUT
   OUTPUT THE BYTE IN SERIAL
  SERIALOUT:
                  ld
                          P2M, #P2M_INIT
                                                          ; set port 2 mode
                  ld
                          templ,#8H
                                                          ; set the count for eight bits
  SERIALOUTLOOP:
                  rlc
                          serial
                                                          ; get the bit to output into the carry
                 jr
                          nc, ZEROOUT
                                                          ; output a zero if no carry
 ONEOUT:
                  or
                          dioport,#doh
                                                          ; set the data out high
                          clkport,#clockh
                                                          ; set the clock high
                 and
                         clkport,#clockl
                                                          ; reset the clock low
                 and
                         dioport,#dol
                                                          ; reset the data out low
                 dinz
                         templ, SERIALOUTLOOP
                                                          ; loop till done
                 ret
                                                          ; return
 ZEROOUT:
                 and
                         dioport,#dol
                                                           reset the data out low
                 ог
                         clkport,#clockh
                                                          set the clock high
                 and
                         clkport,#clockl
                                                          ; reset the clock low
                 and
                         dioport,#dol
                                                          ; reset the data out low
                 djnz
                         templ, SERIALOUTLOOP
                                                         ; loop till done
                 ret
                                                         : return
 SERIAL IN
 INPUTS A BYTE TO SERIAL
SERIALIN:
                ld
                        P2M,#(P2M_INIT+1)
                                                         ; set port 2 mode
                ld
                        templ,#8H
                                                         ; set the count for eight bits
SERIALINLOOP:
                        clkport,#clockh
                                                         ; set the clock high
                rcf
                                                         ; reset the carry flag
                ld
                        temph,dioport
                                                        ; read the port
                and
                        temph.#doh
                                                        ; mask out the bits
                jr
                        z.DONTSET
                scf
                                                        ; set the carry flag
DONTSET:
               rlc ·
                        serial
                                                        ; get the bit into the byte
               and
                        clkport,#clockl
                                                        ; r set the clock low
               dinz
                       templ, SERIALINLOOP
                                                        ; loop till done
               ret
                                                        ; return
```

; mask

; if the bit is low then loop

; reset the chip select

and

and

jr

temph.#doh

csport,#csl

z,ENDWRITELOOP

CLEAR PAGE 0 CODES IN THE MEMORY **CLEARCODES:** push RP di disable interrupts ld SkipRadio,#0FFH srp #LearnEeGroup set the register pointer ld Radio1P5H,#0FFH set the codes to illegal codes ld Radio1P5L,#0FFH ld RadioP5H,#0FFH ld RadioP5L,#0FFH address clr set the page ld cmp,#07d erase 7 values ClearLoop: call WRITE D CODE clear this address add address,#4d next clear address dinz cmp,ClearLoop clr mtemph clear data .clr mtempl ld address,#1FH set the address call WRITEMEMORY pop ret : return TIMER UPDATE FROM INTERUPT EVERY .256mS TimerOneInt: **TaskSwitch** inc ; set to the next switch ld IMR,#RETURN\_IMR ; turn on the interrupt tm TaskSwitch,#0000001b ; even odd jr nz,SkipRsRoutine do rs232 .5 mS call RS232 do the serial SkipRsRoutine: tm TaskSwitch,#00000011B ; test for task 0,1,2 or 3 jr z,TASK1 ; task 1 every 1 mS TASKO: iret TASK1: push RP ONEMS: srp #LearnModeGroup ; set the register pointer inc T4MS ; increment the 4mS timer inc T125MS ; increment the 125 mS timer ф T4MS,#4D ; test for the time out jp nz,TEST125 ; if not true then jump FOURMS: clr T4MS ; reset the timer ф rto.#0FFh test for the end of the rto jr z,RTOOK if the radio timeout ok then skip

increment the rto

; enable the interrupts

inc

ei

RTOOK:

rto

	•		
	inc jr	mono nz,MONOOK	; increment the mono time out ; if the mono timeout ok then skip
MONOOK:	dec	mono	; back turn
	cp jr	SwitchSkip,#00 nz,TEST125	; test for the skip switches command
TESTSW1:			
	tm	P2,#00100000B	; test switch one
•	jr	z,SW1SET	; if set jump
	cp :-	LearnDebounce,#00H	; test for min number
	jr dec	z,TESTSW2 LearnDebounce	; if at min skip dec
	ir	TESTSW2	; dec debouncer down
SW1SET:	•		; next
	ф	LearnDebounce,#0FFH	; test for the max number
	jr	z,TESTSW2	; if at max skip inc
	inc	LearnDebounce	; inc the debouncer
TESTSW2:			
	tm	P2,#00000100B	; test switch two
	jr	z,SW2SET	; if set jump
	ф	CmdSwitch,#00H	; test for min number
•	jr dec	z,TESTSWDB CmdSwitch	; if at min skip dec
	jr .	TESTSWDB	; dec debouncer down : next
SW2SET:	•		, next
•	ср	CmdSwitch,#0FFH	; test for the max number
	jr inc	z,TESTSWDB CmdSwitch	; if at max skip inc
•	IIIC	ChidSwitch	; inc the debouncer
TESTSWDB:		,	
TEST125:			
. 201 120.	ф	T125MS,#125D	toot for the time
	jr	z,ONE25MS	; test for the time out ; if true the jump
•	pop	RP	, a ace the jump
ONE25MS:	iret		
TOG:			
	ei . cłr	Tiosas	; enable the interrupts
•	ср	T125MS SysDisable,#0FFH	; reset the timer
ŧ	jr	z,DO12	; test for the top
DO12:	inc	SysDisable	; count off the system disable timer
	ср	learnt,#0FFH	; test for overflow
	jr	z,LEARNTOK	; at roll over skip
LEARNTOK:	inc	learnt	; increase the learn timer
	ф	eraset,#0FFH	t to at for any fi
	jr	z,ERASET1OK	; test for ov_rflow ; if at roll skip
	inc	eraset	; increase the erase timer
ERASET1OK:	рор	RP .	, 2 2 2 3 CHO Grase uniter

## **RS232 DATA ROUTINES**

enter rs232 start with word to output in rs232do

~	S2	$\sim$	$\sim$	$\sim$	•	_	-
-	~	·		- 1	Δ	_	

push ; save the rp srp #TimerGroup ; set the group pointer clr **RSStart** ; one shot ld rs232odelay,#6d ; set the time delay to 3. mS clr rs232docount ; start with the counter at 0 RS232OP,#RS232OC and ; clear the output NORSOUT jr

RS232:

СР RSStart.#0FFH ; test for the start flag z,RS232OSTART

rs232odelay,NORSOUT

RS232OUTPUT:

push ; save the rp #TimerGroup srp ; set the group pointer rs232docount,#11d СР ; test for last nz,RS232R jr RS232OP,#RS232OS or ; set the output idle

JR

djnz

NORSOUT

RS232R:

inc rs232docount ; set the count for the next cycle scf ; set the carry flag for stop bits rrc rs232do get the data into the carry jr c,RS232SET ; if the bit is high then set RS232OP,#RS232OC and ; clear the output SETTIME ; find the delay time

jr

RS232SET: OF RS232OP,#RS232OS

SETTIME:

ld rs232odelay,#6d ; set the data output delay tm rs232docount,#00000001b ; test for odd words

z, NORSOUT Id rs232odelay,#7d

if even done set the delay to 7 for odd ; this gives 6.5 \*.512mS

; cycle count time delay

; set the output

NORSOUT: RS232INPUT:

rs232dicount,#0FFH ф ; test mode nz,RECEIVING ; if receiving then jump RS232IP,#RS232IM tm ; test the incoming data nz, NORSIN jr ; if the line is still idle then skip clr rs232dicount ; start at 0 ld rs232idelay,#3 ; set the delay to mid

**RECEIVING:** 

rs232idelay,NORSIN djnz :; skip till delay is up

			•		
•	inc	rs232dicount	; bit counter		
	ф	rs232dicount,#10d	; test for last timeout		
	jr	z,DIEVEN	, test for last timeout		
	tm	RS232IP,#RS232IM	toot the incoming state		
	rcf	11020211 ,111102021141	; test the incoming data		
• •	ir	z,SKIPSETTING	; clear the carry		
	ر scf	2,51(11 5) 11114	; if input bit not set skip setting carry		
SKIPSETTII			; set the carry		
OKIF OLI III		000 di			
	rrc	rs232di	; save the data into the memory		
•	ld	rs232idelay,#6d	; set the delay		
	tm	rs232dicount,#0000001b	; test for odd		
	, jr	z,NORSIN	; if even skip		
	ld	rs232idelay,#7	; set the delay		
	jr	NORSIN			
DIEVEN:					
	ld	rs232dicount,#0FFH	; turn off the input till next start		
	ld	rscommand,rs232di	; save the value		
	clr	RSCount	; clear the counter		
NORSIN:			, 0.04. 4.10 00411(0)		
	pop	<b>r</b> p	; return the rp		
•	ret		, rotalit alo ip		
		•			
	Fill	•			
	Fill				
	Fill	. "			
•	Fill				
	Fill				
	Fill				
	Fill	•			

.end